Senior Timing & Synchronization Software Lead

Cisco

United States

On-site

USD 170,000 - 210,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Cisco Silicon One is seeking an expert Software Engineering Technical Leader to own the design and development of Timing and Synchronization software for Cisco Silicon One platforms. You will work with architects and cross-functional teams to enable precise timing across platforms, driving development of PTP/SyncE features and high-performance C++ software.

You will mentor engineers, perform code reviews, and contribute to validation frameworks, while collaborating with NOS, SDK, and hardware

Qualifications

  • Bachelor's or Master's degree with 8+ years of software development experience.
  • Strong software development expertise in C++.
  • Experience developing software for embedded Linux systems and hardware-constrained environments.
  • Strong understanding of Linux operating systems, system-level software development and debugging.
  • Hands-on experience using GDB and related debugging tools.
  • Experience developing networking software involving PTP, SyncE, Timing synchronization.
  • Strong understanding of Layer 1 and Layer 2 networking technologies.
  • Hands-on knowledge of networking hardware components including PHY, MAC, and SerDes.
  • Experience designing, developing, integrating, or debugging software for networking platforms and networking hardware.

Responsibilities

  • Lead design, development, and delivery of Timing and Synchronization features for Cisco Silicon One platforms.
  • Contribute to PTP, SyncE, and related timing technologies.
  • Develop high-performance C++ software for Linux-based embedded networking systems.
  • Design components for clock synchronization, timing measurements, monitoring, diagnostics, and performance validation.
  • Collaborate with silicon architects, hardware engineers, SDK teams, and NOS teams to enable timing across platforms.
  • Lead implementation and integration of timing features across SDK, platform software, and NOS.
  • Drive root-cause analysis and debugging using GDB and related tools.
  • Mentor engineers and promote engineering guidelines.

Skills

C++
Embedded Linux
Linux internals
PTP/SyncE timing
Layer 1/2 networking
PHY/MAC/SerDes
Networking software
Linux kernel interfaces
Python automation
Networking hardware
NOS integration

Education

Bachelor's degree in Computer Science, Electrical Engineering, or related field
Master's degree in Computer Science, Electrical Engineering, or related field

Tools

GDB

Job description

Cisco Silicon One is seeking an expert Software Engineering Technical Leader to own the design and development of Timing and Synchronization software for Cisco Silicon One platforms. You will work with architects and cross-functional teams to enable precise timing across platforms, driving development of PTP/SyncE features and high-performance C++ software.

You will mentor engineers, perform code reviews, and contribute to validation frameworks, while collaborating with NOS, SDK, and hardware

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Software Engineering Technical Leader – Silicon One Software (Timing & Synchronization)
Software Engineering Technical Leader – Silicon One Software (Timing & Synchronization)

Cisco • United States

On-site
USD 170,000 - 210,000
Senior ASIC Design Engineer - RTL & Timing Expert
Senior ASIC Design Engineer - RTL & Timing Expert

Cisco Systems, Inc. • San Jose (CA)

On-site
USD 168,000 - 245,000
Software & ASIC Engineering Manager - SiliconOne Simulator
Software & ASIC Engineering Manager - SiliconOne Simulator

Cisco Systems, Inc. • San Jose (CA)

On-site
USD 210,600 - 305,100
Stock options
Competitive compensation
Bonus program
Senior Timing Engineer: Low-Power Silicon Convergence
Senior Timing Engineer: Low-Power Silicon Convergence

Ambiq • Austin (TX)

On-site
USD 150,000 - 230,000
Staff Engineer: Timing & Clock-Domain Excellence
Staff Engineer: Timing & Clock-Domain Excellence

Digicomm Semiconductor INC • United States

On-site
USD 120,000 - 180,000
Senior IC Design Engineer - Synthesis & Timing Lead
Senior IC Design Engineer - Synthesis & Timing Lead

Jobtailor • California (MO)

On-site
USD 170,000 - 230,000
Precision Timing Constraints Engineer - San Jose
Precision Timing Constraints Engineer - San Jose

Arrow Components • California (MO)

On-site
USD 120,000 - 150,000
Technical Lead, Accelerated Compute Hardware
Technical Lead, Accelerated Compute Hardware

Cisco Systems, Inc. • San Jose (CA)

On-site
USD 191,400 - 281,400
Senior Timing Signoff Architect for Tapeouts
Senior Timing Signoff Architect for Tapeouts

Synopsys, Inc. • Sunnyvale (CA)

On-site
USD 180,000 - 240,000
Principal Timing Signoff Engineer
Principal Timing Signoff Engineer

Synopsys • Sunnyvale (CA)

On-site
USD 160,000 - 240,000