Senior/Staff Hardware Design Engineer

PowerLattice Technologies Inc.

Chandler (AZ)

Hybrid

USD 150,000 - 200,000

Full time

14 days+

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Stock option grant
Comprehensive benefits package incl. 8

Job summary

PowerLattice Technologies Inc. in Chandler, AZ seeks a Senior or Staff Hardware Design Engineer to develop hardware systems for internal use and to collaborate with customers on AI/Datacenter motherboard designs.

You will own end-to-end hardware lifecycle from schematic entry to PCB bring-up and system validation. The ideal candidate has deep system design expertise, strong cross-functional leadership, and a proven track record delivering complex hardware for data center or enterprise markets.

Qualifications

  • MS/PhD in electrical engineering or related fields.
  • 5+ years of hands-on hardware system design experience.
  • Proven experience as a technical lead or system lead.
  • Experience in working with supply chain vendors.
  • Demonstrated leadership and mentorship capabilities.

Responsibilities

  • Define and drive overall hardware system architecture and top-level specifications.
  • Lead hardware system design and system integration.
  • Perform high-level feasibility analysis and risk assessment.
  • Review and approve hardware designs to ensure architectural alignment.
  • Drive system bring-up strategy and debug execution.
  • Perform hardware system design.
  • Conduct schematic design, simulation, analysis, and optimization to meet performance targets.
  • Provide PCB layout guidance and collaborate with PCB layout engineers to ensure design intent.
  • Collaborate with PI/SI engineer to ensure proper PDN performance.
  • Participate in design reviews and contribute to design documentation.
  • Participate in silicon bring-up, characterization, and debugging.
  • Follow best practices for hardware system design, verification, and signoff.

Skills

Hardware system design
Technical leadership
PDN design
Schematic design
PCB layout guidance
Cross-functional collaboration

Education

MS/PhD in Electrical Engineering

Tools

SPICE simulations
Cadence/PCB tools

Job description

About Us

Powerlattice is a well-funded semiconductor start-up company backed by well-known large Silicon Valley VCs. The company is working on the industry’s groundbreaking chiplet solution for a fundamental shift in how high-performance chips get powered, paving the way for the next generation of AI and advanced computing.

About the Role

We are seeking a Senior or Staff Hardware Design Engineer for developing hardware system for Powerlattice’s internal usages and collaborating Powerlattice’s customers on AI/Datacenter motherboard design to enable the adoption Powerlattice’s power chiplets. This individual is responsible for end-end hardware lifecycle, from initial schematic entry to complex PCB design and system bring-up. The ideal candidate combines deep system design expertise with strong cross-functional leadership skills and a proven record of delivering complex hardware systems for data center or enterprise markets.

Key Responsibilities
  • Define and drive overall hardware system architecture and top-level specifications.
  • Lead hardware system design and system integration.
  • Perform high-level feasibility analysis and risk assessment.
  • Review and approve hardware designs to ensure architectural alignment.
  • Drive system bring-up strategy and debug execution.
  • Perform hardware system design.
  • Conduct schematic design, simulation, analysis, and optimization to meet performance targets.
  • Provide PCB layout guidance and collaborate closely with PCB layout engineers to ensure design intent is met.
  • Collaborate with PI/SI engineer to ensure the proper PDN performance.
  • Participate in design reviews and contribute to design documentation.
  • Participate in silicon bring-up, characterization, and debugging.
  • Follow best practices for hardware system design, verification, and signoff.
Qualifications

This role is onsite based in Chandler, AZ

  • M.S. or Ph.D. in electrical engineering or related fields.
  • 5+ years of hands-on hardware system design experience.
  • Proven experience as a technical lead or system lead.
  • Experience in working with supply chain vendors.
  • Demonstrated leadership and mentorship capabilities.
Preferred Qualifications
  • Experience in server motherboard design.
  • Familiarity with power delivery design and component choice for high performance server system.
  • Good communication skills and ability to work in a collaborative team environment.
Compensation & Benefits

Anticipated annual base salary for Member of Technical Staff: $150,000 - $200,000

  • Stock option grant and benefits package
  • Comprehensive benefits package including health, dental, vision, and 401(k)
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior or Staff Hardware Design Engineer
Senior or Staff Hardware Design Engineer

Powerlattice Technologies Inc • Chandler (AZ)

On-site
USD 150,000 - 200,000
Stock options
Health, dental, vision, 401(k)
Sr. Field Applications Engineer - Power Delivery
Sr. Field Applications Engineer - Power Delivery

Powerlattice Technologies Inc • United States

Hybrid
USD 150,000 - 225,000
Stock option grant
Benefits package
Sr. Field Applications Engineer - Power Delivery
Sr. Field Applications Engineer - Power Delivery

Powerlattice Technologies Inc • Chandler (AZ)

Hybrid
USD 150,000 - 225,000
Stock options
Benefits package including health, and
401(k)
Senior Hardware Design Engineer — Data Center Power Lead
Senior Hardware Design Engineer — Data Center Power Lead

Powerlattice Technologies Inc • Chandler (AZ)

On-site
USD 150,000 - 200,000
Stock options
Health, dental, vision, 401(k)
Senior Hardware Systems Engineer — Power Delivery
Senior Hardware Systems Engineer — Power Delivery

PowerLattice Technologies Inc. • Chandler (AZ)

Hybrid
USD 150,000 - 200,000
Stock option grant
Comprehensive benefits package incl. 8
Senior/Staff Analog IC Design Engineer
Senior/Staff Analog IC Design Engineer

Powerlattice Technologies Inc • Vancouver (WA)

Hybrid
USD 150,000 - 200,000
Stock option grant
Health, dental, vision, and 401(k)
Technical Program Manager - Silicon Development
Technical Program Manager - Silicon Development

Powerlattice Technologies Inc • Vancouver (WA)

Hybrid
USD 130,000 - 150,000
Stock option grant
Health benefits
401(k)
Senior/Staff Analog IC Design Engineer
Senior/Staff Analog IC Design Engineer

Powerlattice Technologies Inc • Chandler (AZ)

Hybrid
USD 150,000 - 200,000
Stock option grant
Benefits package including health, 401
Technical Program Manager
Technical Program Manager

PowerLattice Technologies Inc. • Vancouver (WA)

Hybrid
USD 130,000 - 150,000
Stock option grant
Comprehensive benefits package
Applications Engineer
Applications Engineer

Powerlattice Technologies Inc • Chandler (AZ)

On-site
USD 165,000 - 240,000
Stock option grant
Comprehensive benefits package