Senior SoC Digital Verification Engineer, Multimedia Lab

TikTok Inc.; San Jose (CA); On-site; USD 218,000 - 480,000; Full time

Job description

Responsibilities

About the team:
Our team is building industry-leading, highly efficient, and scalable video codec hardware solutions (FPGA and ASIC) from the ground up to better serve billions of users. We are looking for strong video codec design engineers to design hardware accelerators for advanced video encoding and processing. The successful candidate will be part of a fast-growing team that includes algorithm, architecture, software, firmware, and hardware design and verification experts with a dedication to technical excellence and a passion to build large-scale and high-performing video platforms and services.

• Verification Planning: Deeply analyze architecture and design specifications to develop comprehensive and high-coverage module-level, subsystem-level, or SoC system-level Test Plans.
• Environment Development: Build from scratch or maintain highly reusable and automated advanced verification environments (Testbench) and components (Scoreboard, Monitor, Sequence, etc.) based on UVM methodology.
• Test Execution & Closure: Develop high-quality testcases, execute Constrained Random and Directed tests, and drive Functional and Code Coverage to 100% closure.
• System-Level Verification: Responsible for Gate-Level Simulation (GLS) and SDF back-annotated timing simulation. Assist in FPGA prototyping and Hardware/Software co-debugging on Emulation platforms (e.g., Palladium/ZeBu).
• Flow Optimization: Develop and maintain regression testing scripts and automation tools to continuously improve the team's overall verification efficiency and compute resource utilization.

Responsibilities

About the team:
Our team is building industry-leading, highly efficient, and scalable video codec hardware solutions (FPGA and ASIC) from the ground up to better serve billions of users. We are looking for strong video codec design engineers to design hardware accelerators for advanced video encoding and processing. The successful candidate will be part of a fast-growing team that includes algorithm, architecture, software, firmware, and hardware design and verification experts with a dedication to technical excellence and a passion to build large-scale and high-performing video platforms and services.

• Verification Planning: Deeply analyze architecture and design specifications to develop comprehensive and high-coverage module-level, subsystem-level, or SoC system-level Test Plans.
• Environment Development: Build from scratch or maintain highly reusable and automated advanced verification environments (Testbench) and components (Scoreboard, Monitor, Sequence, etc.) based on UVM methodology.
• Test Execution & Closure: Develop high-quality testcases, execute Constrained Random and Directed tests, and drive Functional and Code Coverage to 100% closure.
• System-Level Verification: Responsible for Gate-Level Simulation (GLS) and SDF back-annotated timing simulation. Assist in FPGA prototyping and Hardware/Software co-debugging on Emulation platforms (e.g., Palladium/ZeBu).
• Flow Optimization: Develop and maintain regression testing scripts and automation tools to continuously improve the team's overall verification efficiency and compute resource utilization.

Qualifications

• Minimum Qualifications:
  Bachelor's degree or higher in Microelectronics, Computer Science, Electronic Communications, or a related field.
  3+ years of working experience in ASIC/SoC verification.
  Mastery of SystemVerilog and UVM methodology, with the ability to independently build IP-level or SoC-level verification environments.
  Proficiency in mainstream simulation and debugging tools (VCS/Incisive/Questa, Verdi, etc.).
  Exceptional debugging and logical analysis skills; proficient in Python/Perl/Shell scripting for automation.
• Preferred Qualifications:
  Familiarity with the architecture, protocols, and complex data flows of core SoC subsystems (e.g., CPU/NPU clusters, Memory subsystems, NoC).
  Hands-on experience with Hardware Emulation (Palladium, ZeBu) or FPGA prototyping platforms.
  Proficiency in Formal Verification methodologies and tools (e.g., JasperGold).
  Experience in SoC-level Performance and Power-Aware (PA) verification.

Job Information

[For Pay Transparency] Compensation Description (annually)

The base salary range for this position in the selected city is $218400 - $480000 annually.

Compensation may vary outside of this range depending on a number of factors, including a candidate's qualifications, skills, competencies and experience, and location. Base pay is one part of the Total Package that is provided to compensate and recognize employees for their work, and this role may be eligible for additional discretionary bonuses/incentives, and restricted stock units.

Benefits may vary depending on the nature of employment and the country work location. Employees have day one access to medical, dental, and vision insurance, a 401(k) savings plan with company match, paid parental leave, short-term and long-term disability coverage, life insurance, wellbeing benefits, among others. Employees also receive 10 paid holidays per year, 10 paid sick days per year and 17 days of Paid Personal Time (prorated upon hire with increasing accruals by tenure).

The Company reserves the right to modify or change these benefits programs at any time, with or without notice.

For Los Angeles County (unincorporated) Candidates:

Qualified applicants with arrest or conviction records will be considered for employment in accordance with all federal, state, and local laws including the Los Angeles County Fair Chance Ordinance for Employers and the California Fair Chance Act. Our company believes that criminal history may have a direct, adverse and negative relationship on the following job duties, potentially resulting in the withdrawal of the conditional offer of employment:

• 1. Interacting and occasionally having unsupervised contact with internal/external clients and/or colleagues;
• 2. Appropriately handling and managing confidential information including proprietary and trade secret information and access to information technology systems; and
• 3. Exercising sound judgment.

Responsibilities

About the team:
Our team is building industry-leading, highly efficient, and scalable video codec hardware solutions (FPGA and ASIC) from the ground up to better serve billions of users. We are looking for strong video codec design engineers to design hardware accelerators for advanced video encoding and processing. The successful candidate will be part of a fast-growing team that includes algorithm, architecture, software, firmware, and hardware design and verification experts with a dedication to technical excellence and a passion to build large-scale and high-performing video platforms and services.

• Verification Planning: Deeply analyze architecture and design specifications to develop comprehensive and high-coverage module-level, subsystem-level, or SoC system-level Test Plans.
• Environment Development: Build from scratch or maintain highly reusable and automated advanced verification environments (Testbench) and components (Scoreboard, Monitor, Sequence, etc.) based on UVM methodology.
• Test Execution & Closure: Develop high-quality testcases, execute Constrained Random and Directed tests, and drive Functional and Code Coverage to 100% closure.
• System-Level Verification: Responsible for Gate-Level Simulation (GLS) and SDF back-annotated timing simulation. Assist in FPGA prototyping and Hardware/Software co-debugging on Emulation platforms (e.g., Palladium/ZeBu).
• Flow Optimization: Develop and maintain regression testing scripts and automation tools to continuously improve the team's overall verification efficiency and compute resource utilization.

Qualifications

• Minimum Qualifications:
  Bachelor's degree or higher in Microelectronics, Computer Science, Electronic Communications, or a related field.
  3+ years of working experience in ASIC/SoC verification.
  Mastery of SystemVerilog and UVM methodology, with the ability to independently build IP-level or SoC-level verification environments.
  Proficiency in mainstream simulation and debugging tools (VCS/Incisive/Questa, Verdi, etc.).
  Exceptional debugging and logical analysis skills; proficient in Python/Perl/Shell scripting for automation.
• Preferred Qualifications:
  Familiarity with the architecture, protocols, and complex data flows of core SoC subsystems (e.g., CPU/NPU clusters, Memory subsystems, NoC).
  Hands-on experience with Hardware Emulation (Palladium, ZeBu) or FPGA prototyping platforms.
  Proficiency in Formal Verification methodologies and tools (e.g., JasperGold).
  Experience in SoC-level Performance and Power-Aware (PA) verification.