Senior Silicon Validation Engineer

Google

Sunnyvale (CA)

On-site

USD 163,000 - 236,000

Full time

5 days ago
Be an early applicant
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Job summary

Google in Sunnyvale is seeking a senior hardware/ASIC engineer to shape the future of AI/ML hardware acceleration and TPU development. You will verify complex digital designs and integrate TPU architectures within AI/ML systems, influencing pre- and post-silicon validation and platform bring-up across multi-disciplinary teams.

You will work on pre-silicon emulation support, post-silicon tests, and silicon qualification to ensure robust silicon solutions powering Google's AI innovations.

Qualifications

  • Bachelor's degree required in Electrical Engineering, Computer Engineering, Computer Science, or related field.
  • 8 years of experience with hardware engineering, ASIC digital design, design validation, test planning, and test design.

Responsibilities

  • Own bringup and NPI phases to enable custom silicon products, validating ASIC subsystems such as boot, PCIe, memory, compute cores and power.
  • Design, develop, operate, and maintain detailed validation tests and test plans with cross-functional teams.
  • Perform system characterization, qualification, and debugging to root-cause failures across pre-silicon and post-silicon platforms.
  • Provide feedback to improve power management, performance, and reliability across generations of designs.
  • Collaborate with customers, systems, manufacturing, diagnostics, and vendor teams to eliminate failures by shifting left in production and deployment lifecycle.

Skills

Hardware engineering
ASIC digital design
Design validation
Test planning
Test design
Equivalent practical experience

Education

Bachelor's degree in EE/CE/CS
Master's degree in EE/CE/CS (preferred)

Job description

In most instances, this position requires in-person interviews as part of the hiring process.

Minimum qualifications
  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
  • 8 years of experience with hardware engineering, ASIC digital design, design validation, test planning, and test design.
Preferred qualifications
  • Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical field.
  • Experience with silicon validation, New Product Introduction (NPI), and the bring-up, characterization, and qualification of custom silicon.
  • Experience collaborating with cross-functional systems, hardware, manufacturing, and vendor teams to drive the bring-up, qualification, and deployment of custom silicon.
  • Experience with platform accelerators, high-speed ASIC interfaces, compute, memory systems (e.g. HBM), Design for Testing, and power system features for high-power SoCs.
About The Job

In this role, you’ll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You’ll be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You'll contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.

CI2 Platform Enablement is charged with helping bring our custom ASIC's from concept through to production.

In pre-silicon, we support integration and test on our hardware emulation platforms, and in post-silicon we help develop tests, operate bringup and validation efforts, and ensure our custom ASIC systems are qualified and sustainable.

We own and deliver the Silicon Validation effort of our overall silicon product development lifecycle. Efforts may center on power features, interfaces, HBM memory, compute functionality, and/or various aspects of system performance.

You will develop and execute test plans, characterize and enable silicon, and investigate and resolve chip and system issues.

The AI and Infrastructure team is redefining what’s possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.

We're the driving force behind Google's groundbreaking innovations, empowering the development of our cutting-edge AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.

Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

US: $163000 - $236000 (USD) + 15% bonus target + equity + benefits

Responsibilities

Learn more about benefits at Google .

  • Own the bringup and New Product Introduction (NPI) phases to enable custom silicon products, validating ASIC subsystems such as boot, PCIe, memory (e.g., HBM, SRAM), compute cores, and power.
  • Design, develop, operate, and maintain detailed validation tests and test plans in coordination with cross-functional architecture, design, and software teams.
  • Perform system characterization, qualification, and debugging to root-cause failures across both pre-silicon prototyping platforms and post-silicon production.
  • Provide feedback to improve critical features like power management quality, performance, and reliability through successive generations of designs.
  • Partner with customers, systems, manufacturing, diagnostics, and vendor teams to resolve issues and eliminate failures by "shifting left" in the production and deployment lifecycle.

Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also Google's EEO Policy and EEO is the Law. If you have a disability or special need that requires accommodation, please let us know by completing our Accommodations for Applicants form.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Silicon Validation Engineer
Senior Silicon Validation Engineer

Google LLC • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
Silicon Validation Engineer, Google Cloud
Silicon Validation Engineer, Google Cloud

Google • Sunnyvale (CA)

On-site
USD 138,000 - 197,000
Silicon Validation Product Engineer, Google Cloud
Silicon Validation Product Engineer, Google Cloud

Google • Sunnyvale (CA)

On-site
USD 138,000 - 197,000
Silicon Validation Engineer, Google Cloud
Silicon Validation Engineer, Google Cloud

Google LLC • Sunnyvale (CA)

On-site
USD 138,000 - 197,000
Senior Silicon Validation Engineer
Senior Silicon Validation Engineer

Google Inc. • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
Senior Silicon System and Software Integration Engineer, Google
Senior Silicon System and Software Integration Engineer, Google

Google • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
Health benefits
Senior ASIC Cloud Design Verification Engineer
Senior ASIC Cloud Design Verification Engineer

Google • Sunnyvale (CA)

On-site
USD 163,000 - 236,000
RTL Design Engineer, Machine Learning Accelerators
RTL Design Engineer, Machine Learning Accelerators

Google • Sunnyvale (CA)

On-site
USD 138,000 - 197,000
ASIC Design Verification Engineer, TPU Compute
ASIC Design Verification Engineer, TPU Compute

Google • Sunnyvale (CA)

On-site
USD 138,000 - 197,000
Silicon Engineer, PhD, University Graduate, 2027 Start
Silicon Engineer, PhD, University Graduate, 2027 Start

Google • Sunnyvale (CA)

On-site
USD 138,000 - 197,000