Senior Physical Design Methodology Engineer, Innovus Flows

NVIDIA

Austin (TX)

On-site

USD 168,000 - 264,500

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Equity
Benefits

Job summary

A leading tech company in Austin is seeking a Physical Design Engineer to develop methodologies for GPU, CPU, and SOC designs. The ideal candidate will have a strong background in physical design optimization, at least 7 years of relevant experience, and a master's degree in Electrical or Computer Engineering. Knowledge of EDA tools and programming languages is essential. The role offers a competitive salary range of $168,000 - $264,500 based on experience, along with equity and benefits.

Qualifications

  • Minimum 7 years of experience in Physical Design, emphasis on methodology and flow development.
  • Proven track record of PPA improvement on high-performance and low-power designs.
  • Strong understanding of physical design optimization methodologies.

Responsibilities

  • Develop innovative physical design methodologies for GPU, CPU, and SOC.
  • Work with partners to drive improvements in tools and methodology.
  • Use AI/ML approaches to enhance design performance.

Skills

Physical Design
Methodology Development
Power Optimization
Programming Languages (TCL, Perl, Python, C++)

Education

MS in Electrical or Computer Engineering

Tools

Cadence EDA Tool Suite

Job description

NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It’s a unique legacy of innovation that’s fueled by great technology—and amazing people. Today, we’re tapping into the unlimited potential of AI to define the next era of computing.

We are looking for a physical design engineer to be a part of NVIDIA’s physical design (PD) methodology team driving innovation in PD across all of NVIDIA's products – Datacenter AI, HPC, Networking, Robotics, Autonomous driving, gaming and more. As the cadence of NVIDIA’s chip cycle shortens, it poses new challenges for physical design teams to not only deliver the best PPA on the chips, but to also do it at scale, in the shortest possible time.

What You'll Be Doing
  • Develop innovative physical design methodologies for implementation of GPU, CPU, Network processors and SOC, emphasizing PPA (Power, Performance, Area) and runtime improvement of the physical design flow on advanced technology nodes.
  • Work with internal and external partners to drive tool and methodology improvements to deliver best‑in‑class PPA solutions across all product lines.
  • Use AI/ML approaches to CAD to improve design performance and turnaround time while improving efficiency and productivity of designers.
What We Need To See
  • MS in Electrical or Computer Engineering (or equivalent experience).
  • Minimum 7 years of experience in Physical Design, emphasis on methodology and flow development preferred.
  • Proven track record of PPA improvement on high‑performance and low‑power designs in advanced technology nodes.
  • Strong understanding of physical design optimization and routing methodologies at place, CTS, route and post‑route, especially power and area efficient setup and hold optimization.
  • Strong background in STA, extraction, timing and RC correlation.
  • Experience in low‑power design with UPF, and use of FSDB/SAIFs for power optimization.
  • Solid understanding of EM and IR analysis and closure.
  • Understanding of synthesis, hierarchical design, pinning and budgeting flows.
  • Experience with power distribution networks, design for yield and manufacturability and thermal management.
  • Expertise and in‑depth knowledge of industry‑standard EDA tools and proficiency in programming and scripting languages such as TCL, Perl, Python, and C++.
Ways To Stand Out From The Crowd
  • Experience applying ML models, LLMs, and agentic AI techniques to EDA/PD problems (analytics, prediction, optimization).
  • Proficiency with data analysis/ML libraries (e.g., NumPy, SciPy, scikit‑learn, PyTorch).
  • Proficiency in Cadence EDA tool suite – Innovus, Genus, Tempus, Quantus, Joules and others.

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is $168,000 - $264,500 for Level 4, and $196,000 - $310,500 for Level 5.

You will also be eligible for equity and benefits.

NVIDIA is committed to fostering a diverse work environment and is proud to be an equal‑opportunity employer. We do not discriminate (including in hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Physical Design Methodology Engineer, Innovus Flows
Senior Physical Design Methodology Engineer, Innovus Flows

NVIDIA • California (MO)

On-site
USD 168,000 - 265,000
Equity
Comprehensive benefits package
Senior Physical Design Methodology Engineer, Innovus Flows
Senior Physical Design Methodology Engineer, Innovus Flows

NVIDIA Gruppe • Santa Clara (CA)

On-site
USD 168,000 - 311,000
Senior Physical Design Methodology Engineer, Innovus Flows
Senior Physical Design Methodology Engineer, Innovus Flows

NVIDIA AI • Santa Clara (CA)

On-site
USD 168,000 - 311,000
Equity
Benefits
Senior Physical Design Methodology Engineer, PPA Fusion Compiler
Senior Physical Design Methodology Engineer, PPA Fusion Compiler

NVIDIA Gruppe • Santa Clara (CA)

On-site
USD 168,000 - 265,000
Equity
Benefits
Senior Physical Design Methodology Engineer, PPA Fusion Compiler
Senior Physical Design Methodology Engineer, PPA Fusion Compiler

NVIDIA • Hillsboro (OR)

On-site
USD 168,000 - 265,000
Equity
Benefits
Senior Physical Design Engineer
Senior Physical Design Engineer

NVIDIA • Austin (TX)

On-site
USD 168,000 - 311,000
Equity options
Benefits package
Senior Physical Design Methodology Engineer, PPA Fusion Compiler
Senior Physical Design Methodology Engineer, PPA Fusion Compiler

NVIDIA Corporation • Austin (TX)

On-site
USD 136,000 - 218,500
Equity options
Diverse work environment
Competitive salary
Senior Physical Design Engineer
Senior Physical Design Engineer

NVIDIA Corporation • Austin (TX)

On-site
USD 168,000 - 265,000
Physical Design Engineer, Synthesis and Implementation
Physical Design Engineer, Synthesis and Implementation

NVIDIA Gruppe • Westford (MA)

On-site
USD 116,000 - 190,000
Equity
Benefits
Physical Design Engineer, Synthesis and Implementation
Physical Design Engineer, Synthesis and Implementation

Nvidia Corporation in • Westford (MA)

On-site
USD 116,000 - 219,000
Equity
Benefits