Senior PD Methodology Architect for Innovus Flows

NVIDIA Corporation; Texas; Sur place; USD 168 000 - 311 000; Plein temps

Avantages offerts par ce poste

Equity

Benefits

Résumé du poste

NVIDIA in the United States (Wisconsin) seeks an experienced Senior Physical Design Engineer to drive methodology development for GPUs and SOCs, with a strong emphasis on PPA and runtime improvements on advanced technology nodes.

You will work with internal and external partners to push tool and methodology enhancements across all product lines, and apply AI/ML approaches to CAD to improve design performance and turnaround time while ensuring power-efficient designs.

Qualifications

• MS or higher in Electrical/Computer Engineering or equivalent.
• 7+ years in Physical Design with flow development focus.
• Proven PPA improvement on high-performance/low-power designs.
• Strong routing/placement/post-route optimization skills.
• Experience with STA, timing, RC correlation and power analysis.

Responsabilités

• Develop physical design methodologies with emphasis on PPA.
• Collaborate with internal/external partners to improve CAD tools.
• Apply AI/ML to CAD to boost design performance and productivity.

Connaissances

Physical design

PPA optimization

STA timing RC

Low power design (UPF)

Scripting languages (TCL, Perl, Python

C++ programming

Synthesis & hierarchical design

Power distribution networks

EM/IR analysis

EDA tools (Cadence)

Formation

MS in Electrical or Computer Engineering

Outils

Cadence Innovus

Cadence Genus

Cadence Tempus

Cadence Quantus

Cadence Joules

FSDB/SAIFs

Python

C++

TCL

Perl

Description du poste

NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years. It’s a unique legacy of innovation that’s fueled by great technology—and amazing people. Today, we’re tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what’s never been done before takes vision, innovation, and the world’s best talent. As an NVIDIAN, you’ll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join the team and see how you can make a lasting impact on the world.

We are looking for a physical design engineer to be a part of NVIDIA’s physical design (PD) methodology team driving innovation in PD across all of NVIDIA's products – Datacenter AI, HPC, Networking, Robotics, Autonomous driving, gaming and more. As the cadence of NVIDIA’s chip cycle shortens, it poses new challenges for physical design teams to not only deliver the best PPA on the chips, but to also do it at scale, in the shortest possible time. Your work in physical design methodology directly enables our speed to market in delivering industry’s leading chip hardware. This role provides a unique opportunity to innovate at the cutting edge of process technology, EDA tools, and PD flows through collaboration with RTL, synthesis, DFT, foundry, timing other cross functional teams to push the limits of physical design at scale.

What You'll Be Doing

• Developing innovative physical design methodologies for implementation of GPU, CPU, Network processors and SOC, with emphasis on PPA (Power, Performance, Area) and runtime improvement of the physical design flow on advanced technology nodes
• Work with internal and external partners to drive tool and methodology improvements to deliver best-in-class PPA solutions across all our product lines
• Use AI/ML approaches to CAD to improve design performance and turnaround time, while improving efficiency and productivity of designers
  
  

What We Need To See

• MS in Electrical or Computer Engineering (or equivalent experience)
• Minimum 7 years of experience in Physical Design; emphasis on methodology and flow development is highly preferred
• Proven track record of PPA improvement on high performance and low power designs in advanced technology nodes
• Strong understanding of physical design optimization and routing methodologies at place, cts, route and postroute, especially power and area efficient setup and hold optimization
• Strong background in STA, extraction, timing and RC correlation
• Experience in low power design with UPF, and use of FSDB/SAIFs for power optimization
• Solid understanding of EM and IR analysis and closure
• Understanding of synthesis, hierarchical design, pinning and budgeting flows
• Experience with power distribution networks, Design for Yield and Manufacturability and thermal management
• Expertise and in-depth knowledge of industry standard EDA tools and proficiency in programming and scripting languages, such as TCL, Perl, Python, and C++
  
  

Ways To Stand Out From The Crowd

• Experience applying ML models, LLMs, and agentic AI techniques to EDA/PD problems (analytics, prediction, optimization)
• Proficiency with data analysis/ML libraries (e.g., NumPy, SciPy, scikit-learn, PyTorch, etc.)
• Proficiency in Cadence EDA tool suite – Innovus/genus/tempus/quantus/joules etc.
  
  

NVIDIA is widely considered to be one of the technology world’s most desirable employers. And due to outstanding growth, our teams are rapidly growing. Are you passionate about becoming a part of a best-in-class team supporting the latest in GPU and AI technology? If so, we want to hear from you!

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level 5.

You will also be eligible for equity and benefits.

Applications for this job will be accepted at least until October 13, 2026.

This posting is for an existing vacancy.

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

, , JR2011617