Senior Mixed-Signal RF Verification Engineer

Apple Inc.

Austin (TX)

Hybrid

USD 140,000 - 210,000

Full time

14 days+

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Apple Inc. is seeking a Design Verification Engineer to own RNM/SystemVerilog behavioral modeling and verification of analog/RF blocks inside a large SoC. You will collaborate with Analog designers and set up AMS simulation environments to ensure accurate verification results.

The role requires strong background in analog/RF theory, hands-on experience with Cadence mixed-signal tools, reading analog schematics, and the ability to model high-frequency PLLs. This position is based in Austin, TX.

Qualifications

  • BS and minimum 10 years of relevant industry experience.
  • Strong fundamentals in analog/RF circuit theory/topologies.
  • Experience with RNM/SystemVerilog modeling and verification.

Responsibilities

  • Develop RNM RF/Analog models in SystemVerilog.
  • Develop models with self-checking techniques.
  • Assess model accuracy per verification goals.
  • Create assertions to ensure specs are respected and provide verification criteria.
  • Collaborate with Analog designers to set up AMS simulation.

Skills

SystemVerilog
Analog RF theory
AMS verification
Debugging

Education

BS or higher
MSc with 7+ years

Tools

Cadence mixed signal

Job description

Digital/Mixed Signal Modeling/Verification Engineer

Does making the next great technology product excite you? Imagine what you could do here. At Apple, our new ideas have a way of becoming great products, services, and customer experiences very quickly. We bring passion and dedication to our job and when you are a part of that team there's no telling what you could accomplish. Design Verification Engineers at Apple are responsible for verifying the functionality and performance of Apple’s premier SOCs. This is a critical job within Apple's Hardware Technology organization, and we'd love to have you join us.You will own RNM/SystemVerilog behavioral modeling and verification of analog/RF blocks (regulators, bandgaps, data converters, LNA/PA, mixers, PLLs) inside a large SoC, including self-checking models, assertions for analog/digital specs, and AMS environment setup with analog designers

Description

In this role, you will own the modeling and verification of advanced analog/RF blocks residing within a large SoC.

Responsibilities
  • Development of RNM RF/Analog models in SystemVerilog.
  • Develop models with self-checking techniques.
  • Assess required model accuracy level depending on verification goals.
  • Develop appropriate assertions to ensure analog/digital specs are respected and provide digital verification passing criteria.
  • Work with Analog designers setting up AMS simulation environment.
  • Debug complex chip digital-on-top testbenches and seek root causes for failures.
Minimum Qualifications
  • BS and a minimum of 10 years relevant industry experience.
  • Strong fundamentals in analog/RF circuit theory/topologies.
Preferred Qualifications
  • MSc and 7 years of relevant industry experience.
  • Experience working with Cadence mixed signal verification environment.
  • Ability to read analog schematics and extract related main functionality.
  • Experience modeling mixed signal/RF blocks including biasing networks, power regulators, bandgaps, Opamp's, OTA's, data converters, LNA, PA, mixers, couplers, splitters, combiners, etc…
  • Experience modeling high frequency PLL's is desired.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.

Learn about accessibility in Apple’s workplace

Learn about reasonable accommodations for job applicants

Apple accepts applications to this posting on an ongoing basis.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Digital/Mixed Signal Modeling/Verification Engineer
Digital/Mixed Signal Modeling/Verification Engineer

Apple, Inc. • Austin (TX)

On-site
USD 170,000 - 250,000
Mixed Signal Verification Engineer
Mixed Signal Verification Engineer

Apple, Inc. • Austin (TX)

On-site
USD 120,000 - 180,000
Mixed Signal Verification Engineer
Mixed Signal Verification Engineer

Apple Inc. • Austin (TX)

Hybrid
USD 140,000 - 210,000
Mixed Signal Verification Engineer
Mixed Signal Verification Engineer

Apple Inc. • Sunnyvale (CA)

On-site
USD 140,000 - 190,000
Digital/Mixed Signal Modeling/Verification Engineer
Digital/Mixed Signal Modeling/Verification Engineer

Apple Inc. • Cupertino (CA)

On-site
USD 185,000 - 325,000
Digital/Mixed Signal Modeling/Verification Engineer
Digital/Mixed Signal Modeling/Verification Engineer

Apple, Inc. • Sunnyvale (CA)

On-site
USD 185,000 - 325,000
Relocation assistance
Discretionary bonuses
Apple stock programs
+2
Mixed Signal Verification Engineer
Mixed Signal Verification Engineer

Apple, Inc. • Sunnyvale (CA)

On-site
USD 129,000 - 225,000
Medical benefits
Stock programs
Education reimbursement
Digital Mixed-Signal Modeling Engineer
Digital Mixed-Signal Modeling Engineer

Apple Inc. • Cupertino (CA)

On-site
USD 180,000 - 240,000
Digital Mixed-Signal Modeling Engineer
Digital Mixed-Signal Modeling Engineer

Apple, Inc. • Beaverton (OR)

On-site
USD 150,000 - 210,000
Digital Mixed-Signal Modeling Engineer
Digital Mixed-Signal Modeling Engineer

Apple, Inc. • Sunnyvale (CA)

On-site
USD 185,000 - 325,000
Employee stock programs
Comprehensive medical and dental cover
Retirement benefits
+3