Senior Lead, Hardware DFT & Testability Engineer (PCBA)

Celestica

Richardson (TX)

On-site

USD 120,000 - 180,000

Full time

47 hours ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Celestica, located in Richardson, TX, seeks a Senior Lead, Hardware DFT & Testability Engineer (PCBA) to embed testability into PCB designs early in the cycle. You will act as upstream design gatekeeper, performing in-design testability reviews and auditing ICT access to drive high-yield, debug-ready releases.

Ideal candidates have 4+ years in PCBA DFT/ICT and a strong background in board-level DFT, boundary scan, and high-density layouts.

Qualifications

  • 4+ years of PCBA DFT/ICT or Manufacturing Test Engineering experience.
  • Bachelor’s degree in Electrical Engineering or Electronics.
  • Strong background in board-level DFT, schematic reviews, and high-density PCB layouts.
  • Experience with ICT fixtures like Keysight 3070, Teradyne, or Takaya.
  • Knowledge of IEEE 1149.1 Boundary Scan/JTAG.

Responsibilities

  • Pre-Freeze Audits: review schematics and high-density PCB layouts against DFT rules before layout freeze.
  • Coverage Modeling: quantify coverage gaps vs MTRS targets before manufacturing begins.
  • Finding Disposition: resolve testability issues via test-point additions and boundary scan corrections.
  • Validation & Verification: confirm coverage on actual test fixtures and document discrepancies.
  • Site Support: assist with functional test definition and early debug with TRLs and test SMEs.
  • Rule Evolution: propose DFT rule updates from test escapes and post-build rework.
  • Formal testability reviews and fully dispositioned DFT findings before CAD freeze.
  • Coverage models mapped against MTRS for traceability.
  • Empirical evidence packages for achieved coverage on first fixtures.

Skills

Board-level DFT
In-Circuit Testing
Boundary Scan
Schematic review

Education

Bachelor’s degree in Electrical/Electronic Engineering

Tools

Keysight 3070
Teradyne TestStation
Takaya flying probe

Job description

Select how often (in days) to receive an alert:

Senior Lead, Hardware DFT & Testability Engineer (PCBA)

Date: Oct 31, 2026

Summary

At Celestica, we don't just manufacture high-complexity technology, we design, engineer, and optimize the hardware powering the future. As a global leader in design, engineering, and manufacturing services, our teams partner with world-changing brands across cloud infrastructure, aerospace, defense, healthtech, and advanced electronics. Located in Richardson, TX, our site offers a collaborative, fast-paced environment where your technical voice directly impacts the physical products shaping tomorrow's technology landscape.

Celestica is seeking a Hardware DFT & Testability Engineer (PCBA) to ensure testability and maximum test coverage are embedded into printed circuit board (PCB) hardware designs long before layout freeze. In this role within our DFx Center of Excellence, you will serve as an upstream design gatekeeper. You will perform in-design testability reviews, audit physical test point access for In-Circuit Testing (ICT), configure board-level boundary scan chains, and model structural and functional test coverage against key manufacturing targets to drive high-yield, debug-ready releases.

(Note: Candidates with strong hands-on backgrounds in structural In-Circuit Testing (ICT) fixture development—such as Teradyne, Keysight 3070, or flying probes—who wish to transition into upstream pre-layout design gatekeeping are highly encouraged to apply.)

Detailed Description

Detailed Description

  • Pre-Freeze Audits: Review electrical schematics and high-density PCB CAD layouts against the core DFT rule set prior to layout freeze. Enforce physical requirements such as test pad pitch, pogo-pin/probe-to-component clearances, and keep-out zones.
  • Coverage Modeling: Model structural and functional coverage against the Manufacturing Test Requirements Specification (MTRS) and quantify coverage gaps before manufacturing begins.
  • Finding Disposition: Partner directly with hardware design, PCB layout, and software teams to resolve testability issues through test point additions, boundary scan chain corrections, or agreed-upon design alternatives.
  • Validation & Verification: Verify actual achieved coverage on the first physical test fixture (e.g., ICT, flying probe) and document discrepancies against pre-layout claims.
  • Site Support: Assist with functional test definition and early build debug in collaboration with Technical Region Leads (TRLs) and local test SMEs on the manufacturing floor.
  • Rule Evolution: Propose targeted DFT rule set updates derived from test escapes, physical fixture strain, and post-build rework.
  • Formal testability reviews and fully dispositioned DFT findings prior to CAD freeze.
  • Structural and functional coverage models mapped against the MTRS.
  • Empirical evidence packages for achieved coverage on first fixtures.

Key Success Metrics

  • Total designed-in coverage achieved on the first physical fixture.
  • Complete resolution and closure of DFT findings prior to layout freeze.
  • Minimization of test escapes and repeat testability issues across product lines.
  • Must-Have: Strong background in board-level Design for Testability (DFT), electronic schematics, and high-density PCB layout checks.
  • Highly Valued: Hands-on experience with In-Circuit Testing (ICT) platforms (e.g., Keysight 3070, Teradyne TestStation, Takaya flying probe), including an understanding of bed-of-nails fixture constraints.
  • Core Technical Skills: Experience evaluating multi-device IEEE 1149.1 Boundary Scan / JTAG chains, debug/provisioning access, and test point physical accessibility.
  • Coverage Expertise: Practical knowledge of MTRS coverage modeling, functional test strategy, and hardware bring-up.
  • Out of Scope: Experience restricted solely to silicon-level ASIC DFT (RTL, ATPG, MBIST, scan insertion inside the die) or pure software validation does not align with the physical board-level requirements of this role.
Physical Demands
  • Duties of this position are performed in a normal office environment.
  • Duties may require extended periods of sitting and sustained visual concentration on a computer monitor or on numbers and other detailed data.
  • Repetitive manual movements (e.g., data entry, using a computer mouse, using a calculator, etc.) are frequently required.
  • Occasional travel may be required.
Typical Experience
  • 4+ years of experience in PCBA Design for Testability (DFT), In-Circuit Test (ICT) Engineering, or Manufacturing Test Engineering in a complex electronics or EMS environment
Typical Education
  • Required: Bachelor’s degree in Electrical Engineering, Electronic Engineering, or 4+ years of direct related technical experience.
Notes

This job description is not intended to be an exhaustive list of all duties and responsibilities of the position. Employees are held accountable for all duties of the job. Job duties and the % of time identified for any function are subject to change at any time.

Celestica is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, age, pregnancy, genetic information, disability, status as a protected veteran, or any other protected category under applicable federal, state, and local laws.
This policy applies to hiring, promotion, discharge, pay, fringe benefits, job training, classification, referral and other aspects of employment and also states that retaliation against a person who files a charge of discrimination, participates in a discrimination proceeding, or otherwise opposes an unlawful employment practice will not be tolerated. All information will be kept confidential according to EEO guidelines.
Celestica is an E-Verify employer.

COMPANY OVERVIEW:

Celestica, Inc. (NYSE: CLS; TSX: CLS) is a technology leader dedicated to driving customer success and market advancements. With deep expertise in design, engineering, manufacturing, supply chain, and platform solutions, Celestica enables critical data center infrastructure for AI, cloud, and hybrid cloud and advances technologies in high-growth markets. With a talented team and a strategic global network, Celestica helps its customers achieve competitive advantages.

Today, Celestica delivers innovative supply chain solutions globally to customers in strategic two operating and reporting segments: Advanced Technology Solutions (ATS) and Connectivity and Cloud Solutions (CC):

ATS: This segment serves customers in complex, regulated and high-reliability markets such as Industrial & Smart Energy, Aerospace & Defense, Semiconductor Capital Equipment, and HealthTech. It is engineering led, with deep expertise in design, manufacturing and lifecycle solutions.

CCS: This segment focuses on high-performance technology solutions and services for the data center, serving hyperscalers, digital native customers and enterprises. Celestica's Platform Solutions offering provides innovative and customizable computing, storage and networking solutions enabling AI-driven growth.

Built on a legacy of trust and performance, Celestica has earned its reputation by delivering results in complex and fast-changing markets. Celestica exceeds customer expectations by identifying trends and staying ahead of the curve. Backed by comprehensive capabilities and a global network across North America, Europe and Asia, Celestica helps customers gain competitive advantage with the quality, flexibility and resiliency they need to respond quickly to shifts in demand. Guided by a bold vision to accelerate market advancements, Celestica delivers innovative solutions and technologies that turn complexity into opportunity. Anchored in teamwork and commitment, Celestica strives to be the most trusted partner to its customers and colleagues worldwide.

Celestica would like to thank all applicants, however, only qualified applicants will be contacted.
Celestica does not accept unsolicited resumes from recruitment agencies or fee based recruitment services.


Nearest Major Market: Dallas
Nearest Secondary Market: Fort Worth
Job Segment: Testing, Cloud, QA Tester, Design Engineer, Embedded, Technology, Quality, Engineering

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Hardware DFT & Testability Engineer (PCBA)
Hardware DFT & Testability Engineer (PCBA)

Celestica • Fort Worth (TX), Arlington (TX), Dallas (TX)

On-site
USD 120,000 - 165,000
Equal Opportunity Employer
E-Verify employer
Sr Staff Engineer, Program/Project Management-Test Readiness Lead-CB Tray
Sr Staff Engineer, Program/Project Management-Test Readiness Lead-CB Tray

Celestica Inc. • Richardson (TX)

On-site
USD 130,000 - 190,000
Sr Staff Engineer, Program/Project Management- Test Readiness Lead-CB Tray
Sr Staff Engineer, Program/Project Management- Test Readiness Lead-CB Tray

Celestica Inc. • Richardson (TX)

On-site
USD 120,000 - 150,000
11 - Senior Manager, Test Manufacturing Engineering
11 - Senior Manager, Test Manufacturing Engineering

Celestica Inc. • Richardson (TX)

On-site
USD 120,000 - 180,000
Sr Staff Engineer, Program/Project Management- Test Readiness Lead
Sr Staff Engineer, Program/Project Management- Test Readiness Lead

Celestica Inc. • Austin (TX)

On-site
USD 150,000 - 180,000
11 - Senior Manager, Test Manufacturing Engineering
11 - Senior Manager, Test Manufacturing Engineering

Celestica • Richardson (TX)

On-site
USD 90,000 - 130,000
Test & PCBA Debug Engineer-(ICT, Functional, and RF testing)
Test & PCBA Debug Engineer-(ICT, Functional, and RF testing)

Celestica Inc. • Plano (TX)

On-site
USD 110,000 - 140,000
Senior Lead Engineer, Test Manufacturing
Senior Lead Engineer, Test Manufacturing

Celestica • Richardson (TX)

On-site
USD 120,000 - 160,000
Lead Engineer, Test Development
Lead Engineer, Test Development

Celestica International LP • Fort Worth (TX)

On-site
USD 90,000 - 130,000
Sr Staff Engineer, Program/Project Management-Test Readiness Lead- Rack
Sr Staff Engineer, Program/Project Management-Test Readiness Lead- Rack

Celestica Inc. • Richardson (TX)

On-site
USD 120,000 - 160,000