Senior FPGA Verification Engineer

Anduril Industries; Waltham (MA); On-site; USD 191,000 - 253,000; Full time

Job summary

Anduril Industries is seeking a Senior FPGA Verification Engineer to join the Imaging team in a role focused on architecture, development, and validation of FPGA/ASIC verification flows. You will work with an interdisciplinary team to define, develop, and mature prototypes into production-grade products, with leadership responsibilities for verification across projects.

The role requires a strong background in HDL, RTL design, and verification methodologies, along with the ability to work in a

Qualifications

• Bachelor's degree in Electrical or Computer Engineering.
• 8+ years HDL firmware experience for FPGA devices.
• Experience RTL design/simulation using VHDL/Verilog in FPGA/ASIC environments.
• Proven testbench design for RTL blocks using VHDL and/or SystemVerilog.
• Experience with constrained-random testing, functional coverage, and assertion-based verification (SystemVerilog).
• Experience with Git or Subversion for source control.
• Eligible to obtain and maintain an active U.S. Secret security clearance.

Responsibilities

• Verification environment architecture and design using SystemVerilog/OVM/UVM.
• Create test plans, test cases, and coverage tracking.
• Develop testbenches for RTL blocks using VHDL/SystemVerilog.
• Recommend new tools and practices for verification flow improvements.
• Contribute to engineering estimates for new programs.
• Provide technical leadership for project verification teams.

Skills

HDL firmware

RTL verification

Version control

Education

Bachelor's in Electrical Engineering or Computer Engineering

Tools

QuestaSim

Synplify

Quartus

Vivado

Job description

Anduril Industries is a defense technology company with a mission to transform U.S. and allied military capabilities with advanced technology. By bringing the expertise, technology, and business model of the 21st century’s most innovative companies to the defense industry, Anduril is changing how military systems are designed, built and sold. Anduril’s family of systems is powered by Lattice OS, an AI-powered operating system that turns thousands of data streams into a realtime, 3D command and control center. As the world enters an era of strategic competition, Anduril is committed to bringing cutting-edge autonomy, AI, computer vision, sensor fusion, and networking technology to the military in months, not years.

About The Team

The Anduril Imaging team develops state-of-the-art imaging systems across both hardware and software, deployed to tackle the most significant security challenges of America and its allies. The team is heavily involved in utilizing computer vision, perception, electro-optical, infrared, and sensor data to give our war fighters and allies an advantage.

About The Job

The Imaging team is seeking a Senior FPGA Verification Engineer to help design a new product lines. In this role, you will work closely with an interdisciplinary technical team to define, complete the design and analysis, build prototypes leading to ground and flight testing, and mature the prototypes into products.

What You’ll Do

• Verification environment architecture and design using tools like SystemVerilog or OVM/UVM
• Creation of written test plan, testcases, code coverage tracking, and functional coverage tracking
• Testbench development for the verification of RTL blocks using VHDL or SystemVerilog
• Recommend new tools and practices for continuous improvement in the group's ASIC / FPGA verification flow
• Contribute to engineering estimates for new program pursuits.
• Provide technical leadership for project verification teams by breaking down work, planning activities, and reporting status

Required Qualifications

• A Bachelor's in Electrical Engineering, Computer Engineering, or a related technical field is typically required.
• 8+ years of experience developing HDL firmware for FPGA devices
• Demonstrated experience developing and simulating RTL designs using VHDL and/or Verilog in a professional FPGA or ASIC development environment.
• experience developing and simulating RTL designs using VHDL and/or Verilog in a professional FPGA or ASIC development environment.
• Proven ability to design, implement, and execute verification testbenches for RTL blocks using VHDL and/or SystemVerilog.
• experience applying chip-level verification methodologies, including constrained-random testing, functional coverage analysis, and assertion-based verification (SystemVerilog)
• Experience using revision control systems such as Git or Subversion to manage source code, collaborate across engineering teams, and maintain configuration integrity.
• Eligible to obtain and maintain an active U.S. Secret security clearance

Preferred Qualifications

• Experience with ASIC/FPGA lab validation and debug using standard lab equipment, along with familiarity with DFT, manufacturability, and production test concepts.
• Proficiency with Unix/Linux environments, scripting or software development (C, C++, Python, Perl, or shell), and industry-standard ASIC/FPGA simulation and synthesis tools such as QuestaSim, Synplify, Quartus, or Vivado.

US Salary Range

$191,000-$253,000 USD

Benefits

The salary range for this role is an estimate based on a wide range of compensation factors, inclusive of base salary only. Actual salary offer may vary based on (but not limited to) work experience, education and/or training, critical skills, and/or business considerations. Highly competitive equity grants are included in the majority of full time offers; and are considered part of Anduril's total compensation package. Additionally, Anduril offers top-tier benefits for full-time employees, including: At Anduril, we invest in our people. Our comprehensive, competitive benefits package (available at little to no cost to employees) ensures you’re supported in health, recovery, and whatever comes next. For more information, Explore Our Benefits.