Senior FPGA Engineer

Randstad USA; North Reading (MA); On-site; USD 190,000 - 200,000; Full time

Benefits offered by this job

Bonuses

Stock options

Relocation assistance

Job summary

Randstad USA is seeking an FPGA Engineer in North Reading, MA to design, implement, and verify high-performance FPGA architectures powering advanced test equipment. You will collaborate with hardware, software, and systems engineering to tackle signal integrity and high-speed data challenges.

The role offers a competitive compensation package with bonuses, stock options, relocation assistance, and full W-2 benefits.

Qualifications

• Bachelor's degree required.
• Minimum 10 years of FPGA/RTL design experience.
• Experience with high-speed data interfaces and signal integrity.

Responsibilities

• RTL Design & Architecture: SystemVerilog/Verilog for high-density FPGAs.
• System Integration: Embed processors and high-speed transceivers.
• Timing Closure: Synthesis, place-and-route, STA, timing closure.

Skills

Python

C

C++

Project Management

Robotics

Engineering

Professional Engineer

Education

Bachelor's degree

Tools

AMD/Xilinx Vivado

Intel/Altera Quartus

Job description

Job Summary

Seeking an FPGA Engineer for a high growth test equipment development and manufacturing client in the North Reading, MA area.

The FPGA Engineer would be responsible for you will design, implement, and verify high-performance FPGA architectures that power Teradyne's next-generation Automated Test Equipment. You will collaborate with cross-functional teams spanning hardware, software, and systems engineering to solve complex signal integrity, processing, and high-speed data transmission challenges.

Full W-2 benefits offered! Great compensation package including bonuses and stock options! Paid relocation!

location: NORTH READING, Massachusetts

job type: Permanent

salary: $190,000 - 200,000 per year

work hours: 8am to 4pm

education: Bachelors

Responsibilities

• RTL Design & Architecture: Write clean, maintainable SystemVerilog/Verilog for high-density, high-speed FPGAs (AMD/Xilinx Vivado, Intel/Altera Quartus).
• System Integration: Integrate embedded processors (e.g., MicroBlaze, ARM Cortex, PCIe controllers) and high-speed serial transceivers (Multi-Gigabit Transceivers).
• Timing Closure: Perform complex synthesis, place-and-route, Static Timing Analysis (STA), and achieve timing closure on ultra-high-frequency designs.
• Verification & Debug: Design verification testbenches in SystemVerilog/UVM and perform lab debugging using logic analyzers, high-speed oscilloscopes, and internal FPGA debug tools (e.g., ILA, SignalTap).
• Cross-Functional Collaboration: Partner with board-level hardware engineers, firmware developers, and software teams to define hardware/software boundary interfaces and ensure system validation.

Qualifications

• Experience level: Experienced
• Minimum 10 years of experience
• Education: Bachelors (required)

Skills

• Professional Engineer
• Python
• Project Management
• Robotics
• Engineering
• C
• C++

Equal Opportunity Employer: Race, Color, Religion, Sex, Sexual Orientation, Gender Identity, National Origin, Age, Genetic Information, Disability, Protected Veteran Status, or any other legally protected group status.

At Randstad, we welcome people of all abilities and want to ensure that our hiring and interview process meets the needs of all applicants.

Pay offered to a successful candidate will be based on several factors including the candidate's education, work experience, work location, specific job duties, certifications, etc. In addition, Randstad offers a comprehensive benefits package, including: medical, prescription, dental, vision, AD&D, and life insurance offerings, short-term disability, and a 401K plan (all benefits are based on eligibility).

This posting is open for thirty (30) days.

It is unlawful in Massachusetts to require or administer a lie detector test as a condition of employment or continued employment. An employer who violates this law shall be subject to criminal penalties and civil liability.