Get more replies from employers
Send a job-specific resume in minutes.
Analog Devices, Inc. in Beaverton, Oregon, is seeking a Senior Engineer Design Verification Engineering to join our mixed-signal verification team.
You will develop self-checking test benches, use SystemVerilog/UVM, and collaborate with analog, digital, and mixed-signal engineers to ensure robust full-chip verification. This full-time role offers partial telecommuting (2 days/week), a competitive salary within the posted range, and benefits including medical, dental, 401(k), and paid time off.
About Analog Devices
Analog Devices, Inc. (NASDAQ:ADI) is a global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs at the Intelligent Edge. ADI combines analog, digital, and software technologies into solutions that help drive advancements in digitized factories, mobility, and digital healthcare, combat climate change, and reliably connect humans and the world. With revenue of more than $9 billion in FY24 and approximately 24,000 people globally, ADI ensures today’s innovators stay Ahead of What’s Possible™. Learn more atwww.analog.comand onLinkedInandTwitter (X).
Employer: Analog Devices, Inc.
Job Title: Senior Engineer Design Verification Engineering
Job Requisition: 1010.1272.5 / R262669
Job Location: Beaverton, Oregon
Job Type: Full Time
Rate of Pay: $119,475 - $163,200 per year
[multiple openings]
Duties: Support and accelerate product development of industry leading products involving behavioral modeling of analog circuits, spice, and mixed-signal verification; full-chip verification; and digital circuit verification. Establish and promote the adoption of metric-driven verification best practices. Leverage complex digital and mixed-signal circuits and create self-checking test benches to validate designs before production. Work with analog, digital, and mixed-signal design engineers to create state-of-the- art models of mixed-signal ICs. Apply verification methodologies to reach verification goals, including creating System Verilog simulation environments and infrastructure to verify functionality, accuracy, and performance and integrate models into full-chip simulations. Create scripts using scripting languages to analyze simulation data, validate models, and build simulation test benches. Correlate results with multidisciplinary teams involved in the design. Support design teams in identifying, debugging, and resolving issues. Assist in developing project verification strategies, planning, resource tracking, and results analysis, to ensure on-schedule product delivery.
Partial telecommute benefit (2 days/week work from home).
Requirements: Must have a Master’s degree in Computer Science, Computer Engineering, Electrical Engineering, Electronic Engineering, or closely related technical field (willing to accept foreign education equivalent) and two (2) years of experience as a Design Verification Engineer or related occupation performing IC design or validation.
Or in the alternative, a Bachelor’s degree in Computer Science, Computer Engineering, Electrical Engineering, Electronic Engineering, or closely related technical field (willing to accept foreign education equivalent) and four (4) years of experience as a Design Verification Engineer or related occupation performing IC design or validation.
Must also possess the following (quantitative experience requirements not applicable to this section):
For positions requiring access to technical data, Analog Devices, Inc. may have to obtain export licensing approval from the U.S. Department of Commerce - Bureau of Industry and Security and/or the U.S. Department of State - Directorate of Defense Trade Controls. As such, applicants for this position – except US Citizens, US Permanent Residents, and protected individuals as defined by 8 U.S.C. 1324b(a)(3) – may have to go through an export licensing review process.
Analog Devices is an equal opportunity employer. We foster a culture where everyone has an opportunity to succeed regardless of their race, color, religion, age, ancestry, national origin, social or ethnic origin, sex, sexual orientation, gender, gender identity, gender expression, marital status, pregnancy, parental status, disability, medical condition, genetic information, military or veteran status, union membership, and political affiliation, or any other legally protected group.
EEO is the Law: Notice of Applicant Rights Under the Law.
Job Req Type: Experienced
Required Travel: No
Shift Type: 1st Shift/Days