Senior Emulation Performance Methodology & Debug Engineer

Qualcomm

Austin (TX)

On-site

USD 122,000 - 183,000

Full time

7 hours ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Qualcomm Technologies, Inc. is seeking a Senior Emulation Performance Methodology & Debug Engineer for the Emulation Team within the Central SoC Digital Hardware Organization in Austin, TX.

The role focuses on pre-silicon platforms, FPGA prototyping (Veloce, Palladium), and SoC functionality testing across CPU/DSP cores, DDR, IO, and peripherals. You will collaborate with architects, designers, verification engineers, software engineers, and customers, implementing global emulation methodologies

Qualifications

  • Minimum: 4+ years in ASIC design/verification/validation/integration or related work, or 3+ with Master’s, or 2+ with PhD.
  • Preferred: 5+ years in emulation and silicon environments.
  • Experience with emulation platforms and failure analysis in pre-silicon environments.

Responsibilities

  • Develop and deploy uniform global methodologies for emulation build generation and debug across FPGA platforms.
  • Collaborate cross-site with vendors and executives; support pre-silicon bring-up.
  • Prototype pre-silicon SoC designs and bring-up new FPGA emulation hardware/software.
  • Debug low-level software and hardware issues; use JTAG and kernel debuggers; ensure timing closure.

Skills

ASIC design
Verilog
SystemVerilog
C programming
Python
TCL
FPGA prototyping
Emulation platforms

Education

Bachelor's degree in Science/Engineering or related field
Master's degree in Science/Engineering or related field
PhD in Science/Engineering or related field

Tools

Xilinx FPGAs
Intel FPGAs
Veloce
Palladium
Synthesis
Place and Route
JTAG
Kernel debuggers

Job description

Company: Qualcomm Technologies, Inc.

Job Area: Engineering Group, Engineering Group > ASICS Engineering

General Summary: Senior Emulation Performance Methodology & Debug Engineer

Minimum Qualifications
  • Bachelor's degree in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience.
  • OR Master's degree in Science, Engineering, or related field and 3+ years of ASIC design, verification, validation, integration, or related work experience.
  • OR PhD in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.
Preferred Requirements

5+ years of experience working in emulation and silicon environments.

General Summary

As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives communication and data processing transformation to help create a smarter, connected future for all.

Qualcomm's Emulation Team Is Part Of The Central SoC Digital Hardware Organization Responsible For The Overall Development And Support Of SoC Pre-silicon Platforms. The Emulation Team Works Closely With Architects, Designers, Verification Engineers, Software Engineers, And Customers. The Team Is Currently Seeking Candidates With Experience In The Following Technical Disciplines, Languages, And Methodologies:

  • Emulation Platforms (FPGA Prototyping, Veloce, Palladium), Emulation tools (Synthesis, Place and Route, Constraints, Clocking, Timing Closure), System Debug (Waveform generation and Content Debug support)
  • SoC Functionality (CPU/DSP Core, Multimedia, IO, Peripherals, DDR, Modem, Bus Protocols)
Preferred Requirements
  • Design, development, and deployment of uniform global methodologies for emulation build generation and debug across FPGA based emulation platforms of various configurations
  • Cross-site collaboration, vendor engagements, and executive communication
  • Pre-silicon prototyping for new SoC designs, including pre-silicon enablement and bring-up
  • Bring-up of new FPGA emulation/prototyping hardware and software
  • Debugging low level software and hardware issues
  • Debug tools including JTAG and kernel debuggers
  • Validation and debug of digital circuits
  • CPU and SoC architectures, with solid understanding of SoC building blocks (interconnects, power management, PMIC, NoC, peripherals)
  • Basic understanding of power and performance
  • Expertise in Verilog / SystemVerilog
  • Experience with C programming
  • Scripting: Proficient in Python, TCL
  • FPGA Expertise: Xilinx/Intel FPGAs, Tools, and timing closure techniques
Minimum Qualifications
  • Bachelor's degree in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.
  • OR Master's degree in Science, Engineering, or related field and 1+ year of ASIC design, verification, validation, integration, or related work experience.
  • OR PhD in Science, Engineering, or related field.

Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

EEO Employer: Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

Pay Range and Other Compensation & Benefits

$121,800.00 - $182,600.00

The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play. Your recruiter will be happy to discuss all that Qualcomm has to offer – and you can review more details about our US benefits at this link.

If you would like more information about this role, please contact Qualcomm Careers.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Emulation Performance Methodology & Debug Engineer
Senior Emulation Performance Methodology & Debug Engineer

Qualcomm • Hillsboro (OR)

On-site
USD 122,000 - 183,000
Senior Emulation Performance Methodology & Debug Engineer
Senior Emulation Performance Methodology & Debug Engineer

QUALCOMM, Inc. • San Diego (CA), Folsom (CA), Santa Clara (CA), Austin (TX), Hillsboro (OR)

On-site
USD 122,000 - 183,000
Senior Emulation Performance Methodology & Debug Engineer
Senior Emulation Performance Methodology & Debug Engineer

Qualcomm • San Diego (CA)

On-site
USD 122,000 - 183,000
Emulation Performance/Debug Engineer
Emulation Performance/Debug Engineer

Qualcomm • San Diego (CA)

On-site
USD 122,000 - 183,000
Emulation Performance/Debug Engineer
Emulation Performance/Debug Engineer

Qualcomm • Santa Clara (CA)

On-site
USD 122,000 - 183,000
Pre-Silicon Validation Engineer
Pre-Silicon Validation Engineer

Qualcomm • San Diego (CA)

On-site
USD 101,000 - 152,000
Emulation Performance/Debug Engineer San Diego, California, United States of America + 5 more ASICS Engineering
Emulation Performance/Debug Engineer San Diego, California, United States of America + 5 more ASICS Engineering

QUALCOMM, Inc. • San Diego (CA)

On-site
USD 122,000 - 183,000
San Diego, California, United States of America ASICS Engineering
San Diego, California, United States of America ASICS Engineering

QUALCOMM, Inc. • San Diego (CA)

On-site
USD 116,000 - 173,000
Pre-Silicon Validation Engineer
Pre-Silicon Validation Engineer

QUALCOMM, Inc. • San Diego (CA)

On-site
USD 101,000 - 152,000
SoC Infrastructure/NoC, Power & Performance Validation Engineer
SoC Infrastructure/NoC, Power & Performance Validation Engineer

QUALCOMM, Inc. • San Diego (CA)

On-site
USD 122,000 - 183,000