Senior ASIC Design Verification Engineer

Cisco Systems, Inc.

San Jose (CA)

On-site

USD 168,000 - 245,000

Full time

4 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Medical, dental and vision insurance
401(k) matching
Paid parental leave
Paid time off and holidays

Job summary

Cisco Systems, Inc. is seeking an ASIC Design Verification Engineer to define and verify high-performance ASICs for data center platforms. You will lead verification efforts, develop DV environments, and ensure comprehensive coverage using constraint-random and directed stimuli.

The role requires a strong background in ASIC design/verification, SystemVerilog/UVM, and scripting with Perl/Python, with opportunities to work across emulation platforms and lab bring-up.

Qualifications

  • Requires strong ASIC design and verification background.
  • Experience with SystemVerilog/UVM and OOP concepts.
  • Experience leading verification teams or projects.
  • Proficiency in Perl or Python scripting.

Responsibilities

  • Drive definition, architecture, and design of high-performance ASICs.
  • Define verification methodologies and reusable code for future projects.
  • Lead block- and chip-level verification and drive issue resolution.
  • Develop, maintain DV environments from cluster to top level.
  • Create, implement, and enhance test plans and tests.
  • Ensure coverage via code and functional coverage, plus gate-level simulations.

Skills

OOP concepts
SystemVerilog/UVM
Verification leadership
Perl/Python scripting

Education

Bachelor's degree in Computer, Electrical or Electronics Engineering

Tools

Veloce
Palladium
Zebu
HAPS
IEV
VC Formal

Job description

Meet the Team

The Silicon One team creates innovative hardware platforms central to the AI era, powering Cisco's core Switching, Routing, and Wireless products for organizations globally. Our innovations in silicon, optics, and hardware platforms are shaping the technology industry. We're a global team of creative experts, bringing our unique backgrounds and bold ideas to push boundaries and help each other grow. Because full product development-from design to qualification to production-is within our team, we're able to think differently, experiment more, and work quickly. Join us to power the future of the digital world.

Your Impact

As an ASIC Design Verification Engineer, you will play a critical role in developing Cisco's revolutionary data center solutions. You will define, design and verify ASIC and ASIC subsystems to be deployed in a range of Cisco platforms, contribute to a multi-disciplined engineering teams to meet the power, performance, and area goals for products. You will:

  • Drive the definition, architecture, and design of high-performance ASICs while owning complex or multiple functional areas.
  • Define new verification methodologies to support advanced design architectures and develop re-usable code for future projects.
  • Lead design verification effort by solving block-level issues and participate in cluster and chip-level issue resolution, and drive reviews to recognize areas of architectural concerns.
  • Architect, develop, and maintain cluster and top-level Design Verification (DV) environment infrastructure.
  • Build DV environments from scratch for cluster and chip levels.
  • Develop, implement, and enhance test plans and tests for cluster and chip verification, using both constraint-random and directed stimulus.
  • Ensure comprehensive verification coverage through code and functional coverage implementation and review.
  • Qualify RTL design by running Gate Level Simulations with timing annotation on netlists.
  • Support design testing in emulation environments.
  • Debug issues at ASIC, SW and Systems levels and help in lab bring-up and post silicon validation.
Minimum Qualifications
  • Bachelors degree in Computer, Electrical or Electronics Engineering, + 7 years of relevant technical experience, or Masters degree + 4 years of relevant technical experience with a focus on ASIC design and verification.
  • Experience in OOP concepts, System Verilog or UVM methodology.
  • Experience leading verification teams or assignments projects.
  • Experience with scripting using Perl and/or Python.
Preferred Qualifications
  • Experience with forwarding logic, parsers, or P4.
  • Experience using emulation platforms such as Veloce, Palladium, Zebu, or HAPS.
  • Knowledge of formal verification tools (e.g., IEV or VC Formal).
  • Domain knowledge in one or more protocols such as PCIe, CXL, Ethernet, RDMA, DDR, or TCP.
Why Cisco?

At Cisco, we're revolutionizing how data and infrastructure connect and protect organizations in the AI era - and beyond. We've been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you'll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.

We are Cisco, and our power starts with you.

Message to applicants applying to work in the U.S. and/or Canada:

The starting salary range posted for this position is $167,700.00 to $245,200.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.

Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.

U.S. employees are offered benefits, subject to Cisco's plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.

U.S. employees are eligible for paid time away as described below, subject to Cisco's policies:

  • 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees

  • 1 paid day off for employee's birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco

  • Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees

  • Exempt employees participate in Cisco's flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)

  • 80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours ofunused sick timecarried forwardfrom one calendar yearto the next

  • Additional paid time away may be requested to deal with critical or emergency issues for family members

  • Optional 10 paid days per full calendar year to volunteer

For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco's policies.

Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:

  • .75% of incentive target for each 1% of revenue attainment up to 50% of quota;

  • 1.5% of incentive target for each 1% of attainment between 50% and 75%;

  • 1% of incentive target for each 1% of attainment between 75% and 100%; and

  • Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.

For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.

The applicable full salary ranges for this position, by specific state, are listed below:

New York City Metro Area:

$167,700.00 - $282,000.00

Non-Metro New York state & Washington state:

$149,100.00 - $250,900.00

* For quota-based sales roles on Cisco's sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.

** Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior ASIC Design Verification Engineer
Senior ASIC Design Verification Engineer

Cisco Systems, Inc • San Jose (CA)

On-site
USD 168,000 - 245,000
Health insurance
401(k) with match
Parental leave
+4
ASIC Design Verification Eng II Full Time - United States
ASIC Design Verification Eng II Full Time - United States

Cisco • Milwaukee (WI)

On-site
USD 120,000 - 190,000
Annual bonus
Restricted stock units
Paid time off
Senior ASIC Engineer
Senior ASIC Engineer

Cisco • San Jose (CA)

On-site
USD 168,000 - 245,000
Senior ASIC Design Verification Engineer
Senior ASIC Design Verification Engineer

020 Cisco Systems, Inc. • San Jose (CA)

On-site
USD 151,000 - 184,000
ASIC Design Verification Engineer
ASIC Design Verification Engineer

Cisco Systems, Inc • San Jose (CA)

On-site
USD 155,000 - 223,000
Medical/dental/vision
401(k) with company matching
Paid parental leave
+1
ASIC Design Verification Eng II Full Time - United States
ASIC Design Verification Eng II Full Time - United States

Cisco Systems, Inc. • San Jose (CA)

On-site
USD 130,000 - 210,000
Senior ASIC Engineer
Senior ASIC Engineer

Cisco Systems, Inc. • San Jose (CA)

On-site
USD 168,000 - 245,000
Senior ASIC Engineer
Senior ASIC Engineer

Cisco Systems, Inc • San Jose (CA)

Hybrid
USD 168,000 - 245,000
Medical, dental and vision insurance
401(k) with Cisco matching
Paid parental leave
+3
ASIC Design Engineer I (Intern) - United States
ASIC Design Engineer I (Intern) - United States

Cisco Systems, Inc. • San Jose (CA)

On-site
USD 45,000 - 60,000
Design Verification Technical Leader
Design Verification Technical Leader

Cisco Systems, Inc • Carlsbad (CA)

On-site
USD 192,000 - 356,000