Senior ASIC Design Engineer - Memory Subsystem

NVIDIA; United States; On-site; USD 136,000 - 265,000; Full time

Benefits offered by this job

Equity

Benefits

Job summary

NVIDIA is seeking a Senior ASIC Design Engineer to join our Memory Subsystem Team in the United States. You will own micro-architecture and RTL design, perform synthesis and timing analysis, and collaborate with architects, verification, and physical design to deliver high-performance memory interconnects and memory accelerators.

The ideal candidate has a BS/MS in Electrical or Computer Engineering, 5+ years of experience, strong Verilog or VHDL skills, and familiarity with CHI/CXL/PCI-E.

Qualifications

• BS or MS in Electrical Engineering or Computer Engineering or related degree.
• 5+ years of experience.
• Proficiency in Verilog or VHDL.
• Experience with high-speed coherent interconnects and system level caches is a plus.
• Knowledge of CHI/CXL/PCI-E is a plus.
• Scripting language like PERL.

Responsibilities

• Collaborate with architects, verification, and physical design teams to deliver a world-class memory subsystem solution.
• Own the micro-architecture and RTL design including synthesis and timing analysis using CAD tools and latest process technologies.
• Address area, latency, power, bandwidth, and QoS requirements in design.

Skills

Verilog

VHDL

PERL

Education

BS or MS in Electrical Engineering or Computer Engineering or related degree

Job description

Today, NVIDIA is tapping into the unlimited potential of AI to define the next era of computing. An era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world. Doing what's never been done before takes vision, innovation, and the world's best talent. As an NVIDIAN, you'll be immersed in a diverse, encouraging environment where everyone is inspired to do their best work. Come join the team and see how we can make a lasting impact on the world.

NVIDIA is looking for an Senior ASIC Design Engineer to join our Memory Subsystem Team!

What you'll be doing :

As a member of our Memory Subsystem Design team, you will collaborate with architects/design verification/formal verification/physical design team to deliver a world-class solution. NVIDIA SOC Interconnects, ordering controllers and memory accelerators are among the industry's most sophisticated because of the complex area, latency, power, bandwidth and quality-of-service requirements. In this position, you will have the opportunity to be responsible for the micro-architecture and design including RTL design, synthesis and timing analysis using innovative CAD tools and using the latest process technologies.

What we need to see:

• BS or MS in Electrical Engineering or Computer Engineer or related degree (or equivalent experience)
• 5+ years of experience
• Experience with high-speed coherent interconnects, protocol bridges, hardware-managed coherency and system level caches is a plus
• Experience with multiple clock domains and asynchronous interfaces is a plus
• Knowledge of industry specifications like CHI/CXL/PCI-E is a plus.
• Strong proficiency of Verilog or VHDL.
• Scripting language like PERL

NVIDIA is widely considered to be one of the technology world's most desirable employers. We have some of the most forward-thinking and hardworking people in the world working for us. If you're creative and autonomous, we want to hear from you!

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 136,000 USD - 218,500 USD for Level 3, and 168,000 USD - 264,500 USD for Level 4.

You will also be eligible for equity and benefits .

Applications for this job will be accepted at least until October 17, 2026.

This posting is for an existing vacancy.

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.