Senior ASIC Design Engineer, Hardware Compute Group

Amazon Lab126

Sunnyvale (CA)

On-site

USD 143,300 - 247,600

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Competitive salary
Equity and sign-on bonuses
Workplace accommodations for applicants with disabilities

Job summary

A leading technology company is seeking a Senior ASIC Design Engineer for their Hardware Compute Group in Sunnyvale, California. This role involves architecting and designing advanced imaging hardware while collaborating across various disciplines. Candidates should have a Master’s or Ph.D. in Electrical Engineering, with substantial experience in RTL development and Image Signal Processing pipelines. Competitive pay ranges from $143,300 to $247,600 annually based on experience and location, along with other compensation benefits.

Qualifications

  • 5+ years of RTL development experience with a proven tape-out production silicon track record.
  • Proficiency in designing Image Signal Processing pipelines.
  • Strong skills in Verilog/SystemVerilog with bench experience.

Responsibilities

  • Architect and design imaging hardware.
  • Collaborate across multiple disciplines to finalize designs.
  • Develop design specifications and documentation.

Skills

RTL development
Image Signal Processing (ISP)
Verilog/SystemVerilog
performance/power/area analysis
design methodologies and EDA tools
C/C++ programming
Python, Tcl, Perl scripting

Education

Master’s degree or Ph.D. in Electrical Engineering

Job description

Senior ASIC Design Engineer, Hardware Compute Group

Description

Amazon Lab126 is an inventive research and development company that designs and engineers high‑profile consumer electronics. Founded in 2004 as a subsidiary of Amazon.com, Inc., our mission has evolved from creating the best‑selling Kindle family to producing a wide range of devices such as Fire tablets, Fire TV, and Amazon Echo. As a Senior ASIC Design Engineer, you will join an advanced design and architecture team responsible for building the semiconductor foundations that power millions of Amazon devices. Your work will span multiple disciplines—including System Architecture, Software, and hardware teams—in order to architect and implement world‑class imaging pipelines that enable our products to capture the world with stunning clarity.

Key Job Responsibilities

  • Architect and design world‑class imaging hardware.
  • Communicate and collaborate with team members across multiple disciplines.
  • Develop detailed design specifications and documentation.
  • Perform RTL coding and synthesis.
  • Partner with suppliers to optimize and customize their products.
  • Run industry‑standard code quality tools and fix issues identified.
  • Participate in test‑plan and coverage reviews.

Basic Qualifications

  • Master’s degree or Ph.D. in Electrical Engineering or related field.
  • 5+ years of RTL development experience with a record of tape‑out production silicon.
  • Experience designing Image Signal Processing (ISP) pipelines and image‑processing algorithms.
  • Proficiency with Verilog/SystemVerilog; experience defining micro‑architecture from architecture guidelines and model analysis.
  • Strong skills in performance/power/area analysis and trade‑offs.
  • Proven expertise in design methodologies and EDA tools, including synthesis, timing closure, and design constraints.
  • Familiarity with AMBA AXI, APB, AHB interconnect topologies; experience with SPI, eDP, HDMI, MIPI CSI/DSI, or similar I/O interfaces.
  • Knowledge of memory instantiation, memory compilers, and multimedia pipeline design is desirable.

Preferred Qualifications

  • Experience with ARM and DSP ISAs.
  • Design experience from architecture to final silicon.
  • Debugging of system‑level issues.
  • Programming skills in C/C++ and scripting skills in Python, Tcl, and/or Perl.
  • 10+ years of practical low‑power design experience.
  • Experience with high‑performance industry standard buses like AMBA AXI4.
  • Integration of third‑party IP blocks; building top‑level modules; defining clock and power domains.
  • Knowledge of FPGA and emulation platforms; familiarity with SoC architecture.
  • Excellent verbal and written communication skills.

Amazon is an equal opportunity employer and does not discriminate on the basis of protected veteran status, disability, or other legally protected status.

Los Angeles County applicants: Job duties for this position include working safely and cooperatively with other employees, supervisors, and staff; adhering to standards of excellence despite stressful conditions; communicating effectively and respectfully; following all federal, state, and local laws and company policies; and exercising sound judgment, managing stress, and safeguarding business operations and the company’s reputation. Pursuant to the Los Angeles County Fair Chance Ordinance, we will consider for employment qualified applicants with arrest and conviction records.

Our inclusive culture empowers Amazonians to deliver the best results for our customers. We provide workplace accommodations and adjustments for applicants with disabilities during the application, interview, and onboarding processes. For more information, visit https://amazon.jobs/content/en/how-we-hire/accommodations.

Base pay for this position ranges from $143,300 per year in our lowest geographic market up to $247,600 per year in our highest geographic market. Pay is based on market location and may vary depending on job-related knowledge, skills, and experience. Additional compensation may include equity, sign‑on payments, and other benefits as part of a total compensation package.

Job ID: A3140974

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior CAD Engineer, ASIC Development Infrastructure, RTL Design
Senior CAD Engineer, ASIC Development Infrastructure, RTL Design

Amazon • Boise (ID)

On-site
USD 159,200 - 215,300
Comprehensive health insurance
401(k) matching
Paid time off
+1
ASIC Engineer, Annapurna Labs (AWS)
ASIC Engineer, Annapurna Labs (AWS)

Amazon • Austin (TX)

On-site
USD 110,000 - 160,000
Health insurance
401(k) matching
Paid time off
+2
ASIC Design Engineer II, Annapurna Labs - Cloud-Scale Machine Learning Acceleration
ASIC Design Engineer II, Annapurna Labs - Cloud-Scale Machine Learning Acceleration

Amazon • Cupertino (CA)

On-site
USD 157,000 - 213,000
Health insurance
RSUs
Paid time off
+1
Sr. ASIC Design Engineer, Cloud-Scale Machine Learning Acceleration team - Annapurna Labs
Sr. ASIC Design Engineer, Cloud-Scale Machine Learning Acceleration team - Annapurna Labs

Amazon • Cupertino (CA)

On-site
USD 183,000 - 248,000
RSUs
Health insurance
401(k) matching
+1
ASIC Engineer, Project Leo
ASIC Engineer, Project Leo

Amazon • San Diego (CA)

On-site
USD 123,000 - 170,000
ASIC Engineer, Project Leo
ASIC Engineer, Project Leo

Amazon • Austin (TX)

On-site
USD 110,000 - 160,000
ASIC Design Engineer I, Satellite Communications
ASIC Design Engineer I, Satellite Communications

Amazon • San Diego (CA)

On-site
USD 123,000 - 170,000
Health insurance
401(k) matching
Paid time off
+2
ASIC Engineer, Project Leo
ASIC Engineer, Project Leo

Amazon • Redmond (WA)

On-site
USD 110,000 - 170,000
Sr. Hardware Engineer - ML Acceleration, Annapurna Labs
Sr. Hardware Engineer - ML Acceleration, Annapurna Labs

Amazon Web Services (AWS) • Austin (TX)

On-site
USD 159,000 - 215,000
Sr. Manager ASIC, Annapurna Labs - Cloud Scale Machine Learning Acceleration Team
Sr. Manager ASIC, Annapurna Labs - Cloud Scale Machine Learning Acceleration Team

Amazon • Austin (TX)

On-site
USD 208,300 - 281,800
Comprehensive health insurance
401(k) matching
Paid time off
+1