Semiconductor Validation Lab Technical Lead

UST

San Jose (CA)

Sur place

USD 90 000 - 130 000

Plein temps

14 jours+

Obtenez une réponse de cet employeur

Votre CV et votre lettre de motivation, adaptés exactement à ce que l’employeur recherche.

Passez les filtres ATS

Avantages offerts par ce poste

Eleven paid holidays
Two weeks paid vacation per year
Health, dental, disability and life保险

Résumé du poste

UST seeks a Semiconductor Validation Lab Technical Lead to spearhead a team of engineers in a fast-paced hardware validation lab in Costa Rica. You will drive system enablement, execute power and performance tests, and manage concurrent experiments in a noisy lab environment while ensuring precise documentation and safety practices.

You will mentor engineers, perform root-cause analyses, and optimize test throughput with automation, delivering clear status updates to stakeholders and maintaining

Qualifications

  • Bachelor's degree in Computer Engineering, Electrical Engineering, Computer Science or related field.
  • 5+ years of hardware or system validation with significant power and performance testing experience.
  • Experience leading or directing engineers and technicians in a lab environment.
  • Proficiency with Linux, including command-line workflows, scripting (Bash, Python), and remote system management.
  • Strong debugging, documentation, and attention to detail; fast, accurate typing and high-speed multitasking.

Responsabilités

  • Lead a team of validation engineers and technicians through system enablement, test setup, and execution of power and performance validation.
  • Run PnP validation tests personally, including power measurement and workload characterization.
  • Manage multiple tests in parallel across Windows/Linux terminals and automation streams.
  • Log configurations, results, and actions precisely for long-term data management.
  • Account for team progress and output against plan; review work for accuracy and completeness.
  • Perform root cause analysis on failures and drive corrective actions.
  • Maximize lab throughput by optimizing test scheduling and automation use.
  • Report status, issues, and results clearly to stakeholders.

Connaissances

Debugging
Functional Testing
Python
Linux
Performance Testing
Shell Scripting
Test Automation
System Configuration

Formation

Bachelor's degree in Computer/Electrical Engineering or Computer Science

Description du poste

Role description
Semiconductor Validation Lab Technical Lead

(San Jose, Costa Rica)

Who We Are:

Born digital, UST transforms lives through the power of technology. We walk alongside our clients and partners, embedding innovation and agility into everything they do. We help them create transformative experiences and human-centered solutions for a better world.

UST is a mission-driven group of 29,000+ practical problem solvers and creative thinkers in more than 30 countries. Our entrepreneurial teams are empowered to innovate, act nimbly, and create a lasting and sustainable impact for our clients, their customers, and the communities in which we live.

With us, you'll create a boundless impact that transforms your career-and the lives of people across the world.

Visit us at UST.com.

You Are:

UST is searching for a Validation Engineer to lead a team of engineers and technicians through system enablement and power and performance validation testing. This is a hands-on leadership role: you will run tests yourself while directing, reviewing, and accounting for the work of your team, and you will ensure every step is logged precisely for long-term data management. The Validation Lead is an expert, high-speed computer user who can drive multiple tests, terminal sessions, and automation streams in parallel without sacrificing accuracy.

This is an on-site role based in an active hardware validation lab (Heredia). The ideal candidate will be able to work full shifts in a noisy lab environment while staying focused, on task, and accurate and must adhere to lab safety and ESD practices.

The opportunity:
  • Lead a team of validation engineers and technicians through system enablement, test setup, and execution of power and performance validation.
  • Run PnP validation tests personally, including power measurement, performance benchmarking, and workload characterization.
  • Operate multiple tests in parallel, managing concurrent windows, Linux terminal sessions, and automation streams.
  • Log every action, configuration change, and result precisely at each step, keeping records complete and traceable for long-term data management.
  • Account for your own work and your team's, tracking progress, effort, and output against plan.
  • Review and verify the work of engineers and technicians for accuracy, completeness, and adherence to procedures.
  • Keep the team focused and on task and elevate promptly when engineers or technicians are not meeting expectations.
  • Perform root cause analysis on failures and anomalies, distinguishing system defects, setup or configuration issues, and human error, and drive corrective actions.
  • Maximize lab throughput by optimizing test scheduling, parallel execution, and use of automation.
  • Report status, issues, and results clearly to stakeholders.

This position description identifies the responsibilities and tasks typically associated with the performance of the position. Other relevant essential functions may be required.

What you need:
  • The candidate needs to have a Bachelors in Computer Engineering, Electrical Engineering, Computer Science, or related field.
  • 5+ years of experience in the following areas:
  • Hardware or system validation, with significant power and performance testing experience.
  • Leading or directing engineers and technicians in a lab environment.
  • Linux proficiency, including command-line workflows, scripting (Bash, Python), and remote system management.
  • Expert-level computer skills, with a demonstrated ability to manage many windows, sessions, and tasks simultaneously at high speed.
  • Fast, accurate typing (high WPM) and an efficient, keyboard-driven working style.
  • Experience with test automation frameworks and managing multiple automated test runs concurrently.
  • Hands-on experience with system enabling and bring-up, power measurement tools, and performance benchmarks.
  • Strong root cause analysis and debugging skills.
  • Meticulous documentation habits and exceptional attention to detail.
  • Ability to hold yourself and others accountable, and to escape issues promptly and constructively.
  • Excellent written and verbal communication skills.
Benefits

Employees receive eleven (11) paid holidays, two (2) weeks of paid vacation per year, and are eligible for health, dental, disability and life insurance.

What we believe:

We proudly embrace the values that have shaped UST since day one. We build our culture of Humility, Humanity, and Integrity. These values inspire us to nurture a people-first, human centric culture that fosters diversity, prioritizes sustainable solutions, and keeps our people and clients at the forefront of all decisions.

Humility:

We will listen, learn, be empathetic and help selflessly in our interactions with everyone.

Humanity:

Through business, we will better the lives of those less fortunate than ourselves.

Integrity:

We honor our commitments and act with responsibility in all our relationships.

An Equal Opportunity Workplace, Free of Discrimination and Harassment

At UST, we strive to provide a work environment free of discrimination and harassment. We are an equal opportunity employer and employment decisions are based on merit and business needs. Our Human Rights Policy further illustrates our stand on this. We are committed to following fair employment practices that provide equal opportunities to all employees. We do not discriminate or allow harassment on the basis of race, color, religion, disability, gender, national origin, sexual orientation, gender identity, gender expression, age, genetic information, military status, or any other legally protected status. At UST, we value diversity and believe that a diverse workplace builds a competitive advantage.

Un lugar de trabajo con igualdad de oportunidades y libre de discriminacion y acoso

En UST, nos esforzamos por proporcionar un ambiente de trabajo libre de discriminacion y acoso. Somos un empleador que ofrece igualdad de oportunidades y basa las decisiones de empleo en los meritos y las necesidades del negocio. Estamos comprometidos a seguir practicas de empleo justas que brinden igualdad de oportunidades a todos los empleados. No discriminamos ni permitimos el acoso por motivos de raza, color, religion, discapacidad, genero, origen nacional, orientacion sexual, identidad de genero, expresion de genero, edad, informacion genetica, estado militar o cualquier otro estado legalmente protegido. En UST, valoramos la diversidad y creemos que un lugar de trabajo diverso construye una ventaja competitiva.

UST reserves the right to periodically redefine your roles and responsibilities based on the requirements of the organization and/or your performance.

#UST

#LI-JJ3

Skills

Debugging, Functional Testing, Python, Linux, Performance Testing, Shell Scripting, Test Automation, System Configuration

Obtenez votre examen gratuit et confidentiel de votre CV.

ou faites glisser et déposez votre fichier ici.

Similar jobs

Postes similaires à comparer

Hardware Validation Technician
Hardware Validation Technician

UST • Santa Clara (CA)

Sur place
USD 56 000 - 84 000
Medical insurance
401(k) with employer matching
Paid time off
Lab Technician
Lab Technician

UST • Hillsboro (OR)

Sur place
USD 45 000 - 68 000
401(k) Retirement Plan with employer matching
Medical, dental, and vision insurance
Paid vacation and sick leave
Senior Performance Test Engineer
Senior Performance Test Engineer

UST • Pennsylvania

Hybride
USD 78 000 - 117 000
Paid vacation
Paid sick leave
Paid holidays
+10
Technical Program Manager
Technical Program Manager

UST • Folsom (CA)

Sur place
USD 64 000 - 96 000
401(k) matching
Medical/Dental/Vision
Life Insurance
+2
Server Lab Technician / Engineer
Server Lab Technician / Engineer

UST • Mountain View (CA)

Sur place
USD 38 000 - 57 000
Paid vacation
Paid sick leave
Paid holidays
+3
Firmware Validation & Automation Engineer
Firmware Validation & Automation Engineer

UST • Mountain View (CA)

Sur place
USD 65 000 - 98 000
401(k) with employer matching
Health insurance
Paid time off
Semiconductor Validation Lab Lead: Power & Performance
Semiconductor Validation Lab Lead: Power & Performance

UST • San Jose (CA)

Sur place
USD 90 000 - 130 000
Eleven paid holidays
Two weeks paid vacation per year
Health, dental, disability and life保险
Firmware Validation & Debug Engineer
Firmware Validation & Debug Engineer

UST • Mountain View (CA)

Sur place
USD 73 000 - 122 000
Hardware Validation Engineer
Hardware Validation Engineer

UST • Santa Clara (CA)

Sur place
USD 75 000 - 113 000
Paid vacation
401(k) employer matching
Medical, dental, vision insurance
+2
Power BI Developer
Power BI Developer

UST • San Francisco (CA)

À distance
USD 110 000 - 170 000
Paid holidays
Health insurance
Dental insurance
+3