Semiconductor Engineering Director

Scovai; Austin (TX); Hybrid; USD 250,000 - 350,000; Full time

Job summary

Scovai is conducting a confidential search for a Semiconductor Engineering Director based in Austin. The role requires leading the design and process engineering organization, guiding architecture strategy, and driving ASIC/FPGA development in a hybrid work model.

You will oversee RTL, verification, physical design, and post-silicon validation while managing fab partnerships with major foundries and pushing 5nm/3nm nodes and advanced packaging technologies.

Qualifications

• Proven track record leading semiconductor engineering teams and delivering results.
• Experience driving chip architecture strategy from RTL design to tape-out.
• Strong collaboration with systems, firmware and software teams to optimize SoC performance.

Responsibilities

• Define and execute the semiconductor engineering roadmap from architecture through tape-out and production.
• Lead ASIC and FPGA design teams across RTL, verification, physical design, and post-silicon validation.
• Oversee process engineering and manage relationships with foundry partners (TSMC, Samsung, GlobalFoundries).
• Drive adoption of advanced nodes (5nm, 3nm, GAA) and emerging packaging technologies (chiplet, 2.5D/3D).
• Mentor and scale a world-class semiconductor engineering team.

Skills

Leadership

Chip architecture

RTL design

ASIC/FPGA development

EDA strategy

DFM/DFT

Fab partnerships

Mentoring

Tape-out management

Job description

We are conducting a confidential search for a Semiconductor Engineering Director to lead the semiconductor design and process engineering organization within a leading technology company. This is a high-impact, director-level opportunity based in Austin on a hybrid model for a senior engineering leader who will drive chip architecture strategy, oversee ASIC/FPGA development, manage fab partnerships, and advance next-generation node development.

In this role, you will define and execute the semiconductor engineering roadmap, from architecture through tape-out and production. You will lead ASIC and FPGA design teams across RTL design, verification, physical design, and post-silicon validation. You will oversee process engineering and manage relationships with foundry partners (TSMC, Samsung, GlobalFoundries), and drive adoption of advanced nodes (5nm, 3nm, GAA) and emerging packaging technologies (chiplet, 2.5D/3D).

You will collaborate with systems architecture, firmware, and software teams to optimize SoC performance and power efficiency, manage EDA tool strategy and design methodology improvements, ensure DFM/DFT compliance and yield optimization across all product lines, and build, mentor, and scale a world-class semiconductor engineering team. This is a rare opportunity to shape the engineering trajectory of a cutting-edge semiconductor organization.

Nice to Have

• Experience in automotive, AI/ML, or high-performance computing semiconductor applications
• Knowledge of RISC-V architecture and open-source hardware ecosystems
• Experience with advanced packaging technologies (chiplet, 2.5D/3D integration)
• Track record of successful tape-outs at advanced nodes (7nm and below)
• Patent portfolio in semiconductor design or process innovation

Nice to have

• Experience with automotive, AI/HPC, or data center semiconductor applications
• Familiarity with RISC-V architecture
• Experience with advanced packaging (chiplet, 2.5D/3D)
• Track record of successful tape-outs at 7nm or below
• Semiconductor-related patents or publications