[Samsung Electronics America] Device Engineer 채용

Samsung Electronics America; United States; Presencial; USD 106.000 - 175.000; Jornada completa

Ventajas ofrecidas por este puesto de trabajo

Medical, dental, and vision insurance

401(k) matching with immediate vesting

Onsite café(s) and workout facilities

Paid maternity and paternity leave

Paid time off + holidays

Descripción de la vacante

Samsung Austin Semiconductor is seeking a staff-level Yield Analysis & Improvement engineer to own end-to-end yield performance from wafer sort to final test. The role leverages data mining, statistics, and machine learning to identify yield limiters and build automated analytics pipelines.

You will partner with Process Integration, Module, and Design teams to minimize variability, drive corrective actions, and mentor junior engineers while coordinating with executive leadership on yield health

Formación

• Advanced degree in Electrical Engineering, Materials Science, Physics, Applied Physics, or related field.
• 5+ years of semiconductor yield or process integration experience.
• Foundry background with FinFET or GAA focus preferred.

Responsabilidades

• Own end-to-end yield performance across wafer sort, parametric test, and final test.
• Develop automated analytics pipelines using Python, JMP, SQL.
• Collaborate with FA, Design, and Process teams to reduce variability and improve yield windows.
• Lead root-cause investigations and containment actions for yield excursions.

Conocimientos

Statistical analysis

Machine learning basics

Cross-functional collaboration

Python data analysis

Educación

Advanced degree in Electrical Engineering, Materials Science, Physics, Applied Physics, or related field

Herramientas

Spotfire

JMP

Python

Descripción del empleo

About Samsung Austin Semiconductor

Samsung is a world leader in advanced semiconductor technology, founded on the belief that the pursuit of excellence creates a better world. At Samsung Austin Semiconductor, we are Innovating Today to Power the Devices of Tomorrow.

Come innovate with us!

Position Summary

The Yield Analysis & Improvement role is a critical technical leadership position focused on maximizing semiconductor manufacturing efficiency and product quality. The primary objective is to own end-to-end yield performance across wafer sort, parametric, and final testing. By leveraging advanced data mining, statistical analysis, and machine learning, the role identifies key yield limiters and develops automated analytics pipelines to correlate electrical failures with inline defect data, ensuring a seamless transition from technology launch to mass production ramp.

Beyond data analysis, this role serves as a central hub for cross-functional collaboration. The engineer partners with Process Integration, Module, and Design teams to optimize process windows, reduce variability, and resolve layout-dependent issues. Utilizing structured problem-solving methodologies and partnering with Failure Analysis (FA) teams for physical and electrical correlation, the role drives the root cause investigation and corrective actions necessary to contain yield excursions and improve overall manufacturability.

At the staff level, the role expands into strategic yield management and organizational leadership. This involves defining the long-term yield roadmap, establishing key performance indicators (KPIs), and leading high-priority task forces to resolve critical production risks. Furthermore, the position is responsible for mentoring junior engineers and interfacing with executive leadership to provide transparent insights into the health and risks of the fabrication process.

Role and Responsibilities

• Own end-to-end yield performance across wafer sort, parametric test, and final test.
• Perform advanced data mining and statistical analysis to identify yield limiters and drive improvement actions.
• Generate yield detractors and correlate yield to electrical, inline, and defect data.
• Collaborate with process integration and module teams to reduce variability and improve process windows.
• Define and execute defect reduction strategies. Partner with Module and Process Integration engineers to solve complex critical defect issues.
• Support technology launch, ramp, and transfer across nodes and fab.
• Lead root cause investigations using structured problem-solving methodologies.
• Partner with FA teams (EFA/PFA) to correlate physical defects with electrical signatures.
• Collaborate with Design and Product teams to ensure manufacturability and resolve layout-dependent yield issues before mass production ramp.
• Drive containment and corrective actions for yield excursions.
• Apply statistical analysis, machine learning, and predictive modeling to yield datasets.
• Develop automated analytics pipelines (Python, JMP, SQL).
• Develop and maintain sophisticated yield models.
• Define yield roadmap, KPIs, and improvement strategy.
• Lead task forces for major yield excursions.
• Mentor junior engineers and establish best practices.
• Interface with executive leadership on yield health and risks.

Skills and Qualifications

• B.E. M.Sc., or PhD in Electrical Engineering, Materials Science, Physics, Applied Physics, or related field.
• 5+ years of experience in semiconductor yield or process integration preferred
• Foundry Background: Direct experience at a leading-edge fab focusing on FinFET or Gate-All-Around (GAA) architectures.
• Strong understanding of semiconductor device physics, wafer fabrication, and transistor performance and semiconductor process (Lithography, Etch, CMP, PVD/CVD).
• Proficiency in statistical analysis software (Spotifre, JMP, Related python library).
• The current base salary range for this role is between $106,000 - $174,500. Individual base pay rates will depend on factors including duties, work location, education, skills, qualifications and experience. Total compensation for this position will include a competitive benefits package and may include participation in company incentive compensation programs, which are based on factors to include organizational and individual performance.

Total Rewards

At Samsung Austin Semiconductor, base pay is just one part of our total compensation package. The base compensation for this role will depend on education, experience, skills, and location.

• Medical, dental, and vision insurance
• Life insurance and 401(k) matching with immediate vesting
• Onsite café(s) and workout facilities
• Paid maternity and paternity leave
• Paid time off (PTO) + 2 personal holidays and 10 regular holidays
• Wellness incentives and MORE

Eligible full-time employees (salaried or hourly) may also receive MBO bonuses based on company, division, and individual performance.

All positions at Samsung Austin Semiconductor are full-time on-site.

U.S. Export Control Compliance

This role may require access to information subject to U.S. export control laws. Applicants must be authorized to access such information or eligible for government authorization.

Trade Secrets Notice

By submitting an application, you agree not to disclose to Samsung—or encourage Samsung to use—any confidential or proprietary information (including trade secrets) belonging to a current or former employer or other entity.