Research Engineer, AI for Chip Design

United States Digital Space LLC

United States

Remote

USD 150,000 - 230,000

Full time

6 days ago
Be an early applicant
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

OpenAI is seeking a Research Engineer to help our models solve chip-design problems through reinforcement learning, tool use, and evaluation. You’ll own experiments from idea to implementation and analysis, building environments and evaluations, running training, investigating failures, and using results to decide next steps.

We value strong coding fundamentals and the ability to work independently alongside hardware experts.

Qualifications

  • Strong coding fundamentals and ability to turn technical ideas into working software.
  • Experience with reinforcement learning, model evaluations, post-training, or applied ML research.
  • Ability to form clear hypotheses, design useful experiments, and distinguish results from noise.

Responsibilities

  • Build RL environments and evaluations for chip-design tasks.
  • Develop and test methods to help models use design tools and optimize power, performance, and area.
  • Design experiments, establish baselines, and measure improvements on new tasks and designs.
  • Investigate failures across model behavior, rewards, evaluation tools, and infrastructure.
  • Improve iteration speed with better tooling and faster evaluations.

Skills

Programming
Reinforcement Learning
Experiment design
Debugging
Independent work
Cross-team collaboration

Tools

Python
ML libraries

Job description

About the TeamOpenAI develops models that can reason through complex problems and hardware designed for the demands of advanced AI. AI for Chips connects these efforts: applying increasingly capable AI systems to the work of semiconductor engineering.


Our goal is to help engineers develop better chips and shorten design cycles. This work brings research, model training, and hardware expertise together to build tools that engineers can use on real designs, with correctness and measurable performance at the center.


About the RoleWe’re hiring a Research Engineer to help the company models solve chip-design problems through reinforcement learning, tool use, and evaluation.


You’ll own experiments from the initial idea through implementation and analysis. That means building environments and evaluations, running training, investigating failures, and using the results to decide what to try next. You’ll also build the software needed to make those experiments reliable and reproducible.


We value strong coding fundamentals, careful experimental judgment, and the ability to make progress independently. Prior chip-design experience is helpful, but you can learn the domain alongside the team’s hardware specialists.


In this role, you will:


  • Build RL environments and evaluations for tasks such as RTL generation, design verification, and physical design optimization.

  • Develop and test approaches that help models use chip-design tools and improve power, performance, and area while preserving correctness.

  • Design experiments, establish baselines, and measure whether improvements hold up on new tasks and designs.

  • Investigate failures across model behavior, rewards, evaluation tools, and experiment infrastructure.

  • Improve iteration speed through better tooling, faster evaluations, and proxy rewards that reflect the outcomes we care about.

  • Turn successful experiments into reusable research code and training workflows, working closely with researchers and engineers.


You might thrive in this role if you:


  • Have strong programming and debugging skills and a track record of turning technical ideas into working software.

  • Experience with reinforcement learning, model evaluations, post-training, or other applied ML research.

  • Experience building tool-using agents, reward functions, or automated evaluation systems.

  • Can form clear hypotheses, design useful experiments, and distinguish meaningful results from noise or evaluation errors.

  • Work independently on ambiguous problems and make practical decisions about what to build or test next.

  • Stay close to the implementation and can explain what you built, what failed, and what you learned.

  • Communicate progress clearly and collaborate well with people across research, software, and hardware.

  • Care about developing safe, beneficial AI.


Nice to have:


  • Familiarity with experiment orchestration, distributed training, or research infrastructure.

  • Experience with RTL, Verilog/SystemVerilog, EDA tools, formal verification, or chip-design automation.


To comply with U.S. export control laws and regulations, candidates for this role may need to meet certain legal status requirements as provided in those laws and regulations.


About the company

the company is an AI research and deployment company dedicated to ensuring that general-purpose artificial intelligence benefits all of humanity. We push the boundaries of the capabilities of AI systems and seek to safely deploy them to the world through our products. AI is an extremely powerful tool that must be created with safety and human needs at its core, and to achieve our mission, we must encompass and value the many different perspectives, voices, and experiences that form the full spectrum of humanity.


We are an equal opportunity employer, and we do not discriminate on the basis of race, religion, color, national origin, sex, sexual orientation, age, veteran status, disability, genetic information, or other applicable legally protected characteristic.


For additional information, please see the company’s Affiantive Action and Equal Employment Opportunity Policy Statement.


Background checks for applicants will be administered in accordance with applicable law, and qualified applicants with arrest or conviction records will be considered for employment consistent with those laws, including the San Francisco Fair Chance Ordinance, the Los Angeles County Fair Chance Ordinance for Employers, and the California Fair Chance Act, for US-based candidates. For unincorporated Los Angeles County workers: we reasonably believe that criminal history may have a direct, adverse and negative relationship with the following job duties, potentially resulting in the withdrawal of a conditional offer of employment: protect computer hardware entrusted to you from theft, loss or damage; return all computer hardware in your possession (including the data contained therein) upon termination of employment or end of assignment; and maintain the confidentiality of proprietary, confidential, and non-public information. In addition, job duties require access to secure and protected information technology systems and related data security obligations.


To notify the company that you believe this job posting is non-compliant, please submit a report through this form. No response will be provided to inquiries unrelated to job posting compliance.


We are committed to providing reasonable accommodations to applicants with disabilities, and requests can be made via this link.


the company Global Applicant Privacy Policy


At the company, we believe artificial intelligence has the potential to help people solve immense global challenges, and we want the upside of AI to be widely shared. Join us in shaping the future of technology.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Research Engineer, AI for Chip Design
Research Engineer, AI for Chip Design

OpenAI • San Francisco (CA)

On-site
USD 140,000 - 210,000
Software Engineer, AI for Chip Design
Software Engineer, AI for Chip Design

Triwill Group • San Francisco (CA), Northern (KY)

Hybrid
USD 180,000 - 240,000
Software Engineer, AI for Chip Design New
Software Engineer, AI for Chip Design New

Faangapply • San Francisco (CA), Northern (KY)

Hybrid
USD 180,000 - 240,000
Software Engineer, AI for Chip Design
Software Engineer, AI for Chip Design

OpenAI • San Francisco (CA)

On-site
USD 266,000 - 468,000
Software Engineer, Silicon Design Methodology
Software Engineer, Silicon Design Methodology

OpenAI • San Francisco (CA)

On-site
USD 180,000 - 260,000
Research Engineer: AI for Chip Design & RL Tools
Research Engineer: AI for Chip Design & RL Tools

United States Digital Space LLC • United States

Remote
USD 150,000 - 230,000
ML Research Engineer - Hardware Codesign OpenAI San Francisco
ML Research Engineer - Hardware Codesign OpenAI San Francisco

Neura Market • San Francisco (CA)

Hybrid
USD 180,000 - 240,000
Technical Program Manager, Custom Silicon Development
Technical Program Manager, Custom Silicon Development

Slope • San Francisco (CA)

Hybrid
USD 180,000 - 240,000
Relocation assistance
Hybrid work (3 days in-office)
Physical Design Engineer, Forward Deployed Engineering
Physical Design Engineer, Forward Deployed Engineering

Nicedesignjobs • San Francisco (CA)

On-site
USD 180,000 - 240,000
Systems Software Engineer, Silicon Bringup
Systems Software Engineer, Silicon Bringup

Triwill Group • United States

On-site
USD 180,000 - 230,000