Remote PCB Layout Engineer (Cadence Needed)

Actalent; United States; Remote; USD 69,000 - 103,000; Full time

Job summary

Actalent is seeking a PCB Layout Engineer to own high-speed PCB layout for Intel-based compute platforms, from schematic handoff to fabrication release using Cadence Allegro. You will collaborate with hardware, SI, PI, mechanical, and manufacturing teams to deliver robust, manufacturable, high-density boards meeting stringent performance and reliability requirements.

The role emphasizes impedance control, differential routing, power integrity, and HDI strategies across complex stackups.

Qualifications

• This role requires ownership of high-speed PCB layout from schematic handoff to fabrication release.
• Experience laying out complex boards with BGA packages and multi-gigabit interfaces.
• Strong grasp of impedance control, length/skew matching, differential routing, and crosstalk mitigation.
• Constraint-driven design using Allegro tools and IPC standards knowledge.

Responsibilities

• Lead placement, stackup definition, routing, and release of high-density PCBs using Cadence Allegro.
• Implement and verify DDR5/LPDDR5 and PCIe Gen4/Gen5 interfaces to meet SI/PI requirements.
• Collaborate with hardware, SI/PI, mechanical, and manufacturing teams on constraints and simulations.
• Define PCB stackups and materials with fabrication vendors, balancing performance and cost.
• Manage BGA fanout and via strategies, including HDI techniques.
• Produce complete manufacturing documentation packages (Gerber/ODB++, drill files, drawings).
• Support board bring-up, debugging, and respin activities through change control.
• Maintain design archives aligned with ISO 9001 quality systems.

Skills

High-speed PCB design

BGA fanout & HDI

Signal integrity basics

Power integrity awareness

DFM/DFT awareness

Team collaboration

Documentation & archival

Education

Bachelor's degree in Electrical/Electronics Engineering Technology

Tools

Cadence Allegro PCB Editor

Cadence Allegro Constraint Manager

Cadence Sigrity

IPC CID or CID+ certification

Job description

Job Title: PCB Layout Engineer

Job Description

This role focuses on owning the high-speed printed circuit board layout for an Intel-based compute platform, taking complex designs from schematic handoff through fabrication release using Cadence Allegro. You will collaborate closely with hardware, signal integrity, mechanical, and manufacturing teams to deliver robust, manufacturable, high-density boards that meet demanding performance, reliability, and quality requirements.

Responsibilities

• Lead the placement, stackup definition, routing, and release of complex, high-density, high-speed printed circuit boards using Cadence Allegro.
• Implement and verify high-speed interfaces, including DDR5/LPDDR5 and PCIe Gen4/Gen5, to meet design-rule and signal integrity requirements.
• Partner with hardware and signal integrity/power integrity engineers to develop constraints, perform pre- and post-layout simulations, and design power delivery networks.
• Define PCB stackups and material selections in collaboration with fabrication vendors, balancing performance, cost, reliability, and long-term availability.
• Manage BGA fanout and breakout strategies, including via-in-pad, blind and buried vias, and HDI techniques.
• Create and maintain PCB library footprints and padstacks to IPC-7351 standards in coordination with the component library process.
• Produce complete manufacturing documentation packages, including Gerber/ODB++ files, drill files, assembly drawings, fabrication notes, and support DFM, DFA, and DFT reviews with fabricators and contract assemblers.
• Support board bring-up, debug, and respin activities through structured design change control and revision management.
• Maintain accurate design archives and documentation in alignment with ISO 9001 and related quality system requirements.
• Contribute to the development and refinement of layout standards, design guidelines, and best practices for the engineering team.

Essential Skills

• At least 8+ years of professional PCB layout experience, including a minimum of 2+ years of proficiency with current versions of Cadence Allegro PCB Editor.
• Demonstrated experience laying out high-performance processor platforms with BGA packages and multi-gigabit interfaces.
• Strong working knowledge of high-speed design principles, including impedance control, length and skew matching, differential pair routing, return path management, and crosstalk mitigation.
• Experience with constraint-driven design using Allegro Constraint Manager.
• Working knowledge of relevant IPC standards and their application in PCB layout and fabrication.
• Proven ability to deliver complete, manufacturable release packages and work directly with PCB fabricators and contract assemblers.
• Solid understanding of power integrity and thermal considerations as they relate to PCB layout.
• Associate's or bachelor's degree in electrical or electronics engineering technology, or equivalent practical experience.
• Hands-on experience with Cadence Allegro for layout design of complex PCBs, including HDI boards.
• Experience supporting board bring-up and debug activities in collaboration with cross-functional engineering teams.

Additional Skills & Qualifications

• Experience implementing and verifying USB, DisplayPort/HDMI, and Ethernet interfaces to meet design-rule and signal integrity requirements.
• Experience with HDI technology, high-layer-count boards (12+ layers), and advanced stackup design.
• designing for defense, aerospace, or other high-reliability applications, including familiarity with rugged design practices such as shock, vibration, thermal management, and conformal coating, as well as IPC Class 3 requirements.
• Familiarity with DO-160, MIL-STD-810, and MIL-STD-461 design considerations and related documentation requirements.
• Understanding of AS9100 quality expectations and configuration control processes for defense and aerospace deliverables.
• Eligibility to work with export-controlled information (ITAR/EAR) for certain programs, as applicable.
• Experience with Intel client or embedded platform reference designs, including use of Intel design guides and collaboration with Intel field engineering resources.
• Familiarity with Cadence Sigrity or other signal integrity and power integrity tools.
• Experience with Allegro database and library management tools.
• IPC CID or CID+ certification.
• Strong problem-solving skills and attention to detail in a fast-paced, engineering-driven environment.
• Ability to communicate clearly with cross-functional teams, vendors, and manufacturing partners.

Work Environment

This position is based in an office environment with on-site presence expected to support a hands-on engineering role. You will primarily perform computer-based design work using tools such as Cadence Allegro and related SI/PI software, with occasional lab time for board bring-up, debug, and validation. The role may involve limited travel to fabrication and assembly partners, as well as to customer or supplier sites, to support manufacturing reviews, issue resolution, and technical collaboration. The environment emphasizes structured quality systems, including adherence to ISO 9001 processes, and collaboration across hardware, signal integrity, mechanical, and manufacturing disciplines.

Job Type & Location

This is a Contract to Hire position based out of Waukesha, WI.

Pay and Benefits

The pay range for this position is $50.00 - $75.00/hr.

Individual compensation offered for this position within this range will depend on many factors, including qualifications, skills, relevant experience, job knowledge, geographic location, internal equity, and other pertinent job-related factors.

Eligibility requirements apply to some benefits and may depend on your jobclassification and length of employment. Benefits are subject to change and may besubject to specific elections, plan, or program terms. If eligible, the benefitsavailable for this temporary role may include the following:Medical, dental & visionCritical Illness, Accident, and Hospital401(k) Retirement Plan Pre-tax and Roth post-tax contributions availableLife Insurance (Voluntary Life & AD&D for the employee and dependents)Short and long-term disabilityHealth Spending Account (HSA)Transportation benefitsEmployee Assistance ProgramTime Off/Leave (PTO, Vacation or Sick Leave)

Job Type & Location

This is a Contract to Hire position based out of Waukesha, WI.

Application Deadline

This position is anticipated to close on Nov 18, 2026.

Workplace Type

This is a fully remote position.

About Actalent

Actalent is a global leader in engineering and sciences services and talent solutions. We help visionary companies advance their engineering and science initiatives through access to specialized experts who drive scale, innovation and speed to market. With a network of almost 20,000 consultants and 5,000 clients across the U.S., Canada, Asia and Europe, Actalent serves many of the Fortune 500. We are proud to be an Engineering News-Record (ENR) Top 500 Design Firm for our engineering design services and a ClearlyRated Best of Staffing® winner for both client and talent service.

The company is an equal opportunity employer and will consider all applications withoutregard to race, sex, age, color, religion, national origin, veteran status, disability,sexual orientation, gender identity, genetic information or any characteristic protectedby law.

If you would like to request a reasonable accommodation, such as the modification oradjustment of the job application process or interviewing process due to a disability,please email [e-mail] for other accommodation options.

San Francisco Fair Chance Ordinance:

Pursuant to the San Francisco Fair Chance Ordinance, for all positions located in thecity and county of San Francisco, we will consider for employment qualified applicantswith arrest and conviction records.

Massachusetts Lie Detector:

It is unlawful in Massachusetts to require or administer a lie detector test as acondition of employment or continued employment. An employer who violates this lawshall be subject to criminal penalties and civil liability.

Use of Artificial Intelligence (AI):

We may use Artificial Intelligence (AI) to support parts of our hiring process,including sourcing, screening, and evaluating candidates. AI helps assess applicationsand qualifications, but final decisions are made by our hiring team. By applying, youacknowledge and agree that your application may be reviewed using AI tools.