Principal FPGA Design Engineer California, Santa Clara

SiTime Corp.

Santa Clara (CA)

Presencial

USD 148 000 - 204 000

Tempo integral

há 20 horas
Torna-te num dos primeiros candidatos

Recebe uma resposta deste empregador

O teu currículo e carta de apresentação, adaptados exatamente ao que estão a contratar.

Ultrapassa os filtros ATS

Vantagens oferecidas por esta oferta de emprego

401k plan
Health insurance
Parental leave
Paid time off

Resumo da oferta

SiTime Corp. in Santa Clara, CA seeks a seasoned FPGA Architect with 10+ years of hands-on FPGA experience to lead the design and development of FPGA-based platforms for MEMS timing product testing.

You will own architecture, RTL design, simulation, timing closure, and bring-up, while mentoring junior engineers. Responsibilities include scalable FPGA solutions, cross-functional collaboration with CMOS, MEMS, systems, and test teams, and driving system-level requirements across hardware,

Qualificações

  • 10+ years of hands-on experience in FPGA architecture and development
  • Proven track record in designing systems with low jitter and high signal fidelity
  • Deep expertise in Verilog/VHDL, simulation tools, and scripting
  • Strong understanding of timing analysis and high-speed interfaces (PCIe, DDR, SERDES)

Responsabilidades

  • Architect and implement scalable FPGA solutions for internal hardware platforms used in MEMS timing product testing
  • Lead cross-functional technical initiatives involving CMOS design, MEMS design, systems and test engineering, validation, and production teams
  • Define and drive system-level requirements, ensuring alignment across hardware, software, and test domains
  • Own the full FPGA lifecycle: architecture, RTL design, simulation, synthesis, timing closure, and bring-up
  • Develop reusable IP blocks and maintain a modular, maintainable FPGA infrastructure
  • Champion design reviews, documentation standards, and continuous improvement practices
  • Provide technical leadership and mentorship to junior engineers and influence strategic direction across multiple programs
  • Act as a key technical liaison between engineering, product, and operations teams to ensure seamless integration and execution

Conhecimentos

FPGA architecture
Verilog/VHDL
ModelSim/Vivado
Python/TCL scripting
PCIe/DDR/SERDES
Lab bring-up
Leadership
Communication

Formação académica

MS in EE / CE or related

Ferramentas

ModelSim
Vivado
Python
TCL
Logic analyzers
Oscilloscopes

Descrição da oferta de emprego

Timing is the heartbeat of all electronics, ensuring performance, resilience and scalability. For decades, quartz devices, non-silicon technology, have kept systems in sync, but they struggle in harsher, more demanding environments. MEMS-based Precision Timing delivers greater accuracy, smaller size and resilience. Today, MEMS timing powers over 400 applications, including high-growth ones in AI datacenters, automated driving, industrial and humanoid robots, wearables and IoT.

Our semiconductor MEMS programmable solutions offer a rich feature set that enables customers to differentiate their products with higher performance, smaller size, lower power, and better reliability. With more than 4 billion devices shipped, SiTime is changing the timing industry. For more information, visit www.sitime.com

Job Summary

We are seeking a seasoned FPGA Architect with a minimum of 10 years of experience to lead the design and development of FPGA-based platforms that support internal testing and validation of our precision, high-performance MEMS timing products. This role is critical to developing robust infrastructure for frequency measurement, low phase noise and low jitter characterization, production, and system-level validation

Responsibilities:
  • Architect and implement scalable FPGA solutions for internal hardware platforms used in MEMS timing product testing
  • Lead cross-functional technical initiatives involving CMOS design, MEMS design, systems and test engineering, validation, and production teams
  • Define and drive system-level requirements, ensuring alignment across hardware, software, and test domains
  • Own the full FPGA lifecycle: architecture, RTL design, simulation, synthesis, timing closure, and bring-up
  • Develop reusable IP blocks and maintain a modular, maintainable FPGA infrastructure
  • Champion design reviews, documentation standards, and continuous improvement practices
  • Provide technical leadership and mentorship to junior engineers and influence strategic direction across multiple programs
  • Act as a key technical liaison between engineering, product, and operations teams to ensure seamless integration and execution
Qualifications & Requirements :
  • MS in Electrical Engineering, Computer Engineering, or related field
  • 10+ years of hands-on experience in FPGA architecture and development (Xilinx, Intel/Altera, or similar)
  • Deep expertise in Verilog/VHDL, simulation tools (ModelSim, Vivado, etc.), and scripting (Python, TCL)
  • Proven track record in designing systems with low jitter, low phase noise, and high signal fidelity
  • Strong understanding of timing analysis, clock domain crossing, and high-speed interfaces (PCIe, DDR, SERDES)
  • Experience with lab bring-up, debugging tools (logic analyzers, oscilloscopes), and test automation
  • Demonstrated leadership in driving cross-functional initiatives and delivering complex technical programs
  • Excellent communication, collaboration, and stakeholder management skills
Preferred Qualifications
  • Experience in MEMS or timing product domains
  • Familiarity with hardware/software co-design and embedded systems
  • Exposure to production test environments and ATE systems
  • Experience presenting technical strategies and outcomes to executive leadership

At SiTime, we believe great work deserves great rewards. We offer a comprehensive and highly competitive compensation package designed to attract top talent.

The annual base salary range for this role is $148,320.00 – $203,940.00 . In addition to base salary, this role is eligible for a quarterly bonus tied to the achievement of innovation goals—reflecting our commitment to recognizing meaningful impact. We also offer equity grants, providing a meaningful opportunity to share in the company’s future growth and success.

SiTime is an Equal Opportunity Employer . We treat each person fairly and we do not tolerate discrimination or harassment against anyone on the basis of any protected characteristics, including race, color, religion, national or ethnic origin, sex, sexual orientation, gender identity or expression, age, disability, pregnancy, political affiliation, protected veteran status, protected genetic information, or marital status or other characteristics protected by law.SiTime participates in the E-Verify program.

Benefits offered

401k plan, health and wellness that includes medical, dental, vision, life, parental leave, legal services, and time off plans.

Learn More about SiTime:

Review the Get to Know SiTime section of our career page to explore our culture, values, and what makes us unique.

Obtém a tua avaliação gratuita e confidencial do currículo.

ou arrasta e larga o ficheiro aqui.

Similar jobs

Ofertas semelhantes que vale a pena comparar

Principal FPGA Design Engineer
Principal FPGA Design Engineer

SiTime Corp. • Santa Clara (CA)

Presencial
USD 180 000 - 240 000
Sr. Engineer, MEMS Characterization & Metrology Engineer California, Santa Clara
Sr. Engineer, MEMS Characterization & Metrology Engineer California, Santa Clara

SiTime Corp. • Santa Clara (CA)

Presencial
USD 140 000 - 190 000
Equity grants
Quarterly bonus
401k plan
+1
Sr. Engineer, MEMS
Sr. Engineer, MEMS

SiTime Corp. • EUA

Presencial
USD 130 000 - 170 000
Senior FPGA Architect — Precision Timing & MEMS Systems
Senior FPGA Architect — Precision Timing & MEMS Systems

SiTime Corp. • Santa Clara (CA)

Presencial
USD 180 000 - 240 000
Sr. Hardware Infrastructure Engineer Arizona, Tempe
Sr. Hardware Infrastructure Engineer Arizona, Tempe

SiTime Corp. • Tempe (AZ)

Presencial
USD 120 000 - 170 000
401k plan
Health, dental, vision, life
Equity grants
+1
Sr. Engineer, MEMS
Sr. Engineer, MEMS

SiTime Corporation • Santa Clara (CA)

Presencial
USD 180 000 - 250 000
Health benefits
401k plan
Equity grants
+3
Principal Analog Design Engineer
Principal Analog Design Engineer

SiTime Corp. • Tempe (AZ)

Presencial
USD 150 000 - 210 000
Quarterly bonus
Equity grants
Equal Opportunity Employer
Principal Hardware SI/PI Architect California, Santa Clara
Principal Hardware SI/PI Architect California, Santa Clara

SiTime Corp. • Santa Clara (CA)

Presencial
USD 180 000 - 240 000
Quarterly bonus
Equity grants
401k plan
Principal Engineer, Infrastructure Hardware
Principal Engineer, Infrastructure Hardware

SiTime Corp. • Santa Clara (CA)

Presencial
USD 148 000 - 204 000
401k plan
Health and wellness benefits including
Equity grants
Sr. Technical Project Manager California, Santa Clara
Sr. Technical Project Manager California, Santa Clara

SiTime Corp. • Santa Clara (CA)

Presencial
USD 120 000 - 190 000
401k plan
Equity grants
Quarterly bonus
+1