Principal Engineer – CAD Design Engineering & EDA Infrastructure

Lattice Semiconductor

San Jose (CA)

Sur place

USD 231 000 - 270 000

Plein temps

14 jours+
Générateur de candidature

N’envoyez pas de CV générique — générez un CV et une lettre de motivation adaptés à ce poste précis.

Passez les filtres ATS

Résumé du poste

Lattice Semiconductor is seeking a Principal Engineer to lead CAD and EDA infrastructure strategy, enabling world-class design teams with scalable environments, automation, and cloud-enabled workflows.

The role requires deep semiconductor design knowledge, leadership across global teams, and hands-on experience with major EDA tools. This position offers a competitive base pay, equity potential, and a comprehensive benefits package. Headquarters include San Jose, CA area facilities.

Qualifications

  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or related discipline.
  • 12+ years of experience in semiconductor design methodologies, CAD engineering, or EDA infrastructure.
  • Deep understanding of ASIC/SoC design and verification flows.
  • Strong Linux/Unix and distributed computing experience.
  • Hands-on with leading EDA platforms from Synopsys, Cadence, Siemens/Mentor.
  • Advanced programming and automation in Python, Tcl, Shell, or similar languages.
  • Experience managing large-scale compute farms, license servers, storage systems, and enterprise infrastructure.
  • Strong analytical, problem-solving, and stakeholder management skills.

Responsabilités

  • CAD & EDA Infrastructure Leadership: define/execute vision, roadmap, and strategy for CAD/EDA infrastructure across ASIC/SoC teams.
  • EDA Tools & Design Flow Development: optimize RTL-to-GDSII flows and support industry tools.
  • Automation & Engineering Productivity: drive automation, self-service platforms, dashboards, CI/CD practices.
  • Infrastructure & Compute Management: architect/manage Linux compute farms, storage, HPC clusters, cloud resources.
  • Technical Leadership: mentor engineers, influence platform investments, lead root-cause analysis.

Connaissances

CAD engineering
Python automation
Linux expertise
EDA tooling
Leadership
Stakeholder mgmt

Formation

Bachelor's / Master's in EE / CE / CS

Outils

Synopsys
Cadence
Mentor

Description du poste

Lattice Overview There is energy here…energy you can feel crackling at any of our international locations. It’s an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers. Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world-class sales, marketing, and support teams, who are developing programmable logic solutions that are changing the industry. Our focus is on R&D, product innovation, and customer service, and to that focus, we bring total commitment and a keenly sharp competitive personality. Energy feeds on energy. If you flourish in a fast paced, results-oriented environment, if you want to achieve individual success within a “team first” organization, and if you believe you can contribute and succeed in a demanding yet collegial atmosphere, then Lattice may well be just what you’re looking for.

Job Description: Principal Engineer – CAD Design Engineering & EDA Infrastructure

We are seeking an experienced and highly technical Principal Engineer to lead the strategy, architecture, development, and operational excellence of our CAD and EDA Infrastructure. This role is responsible for enabling world-class semiconductor and hardware design teams through scalable design environments, automation, tool optimization, cloud adoption, and engineering productivity initiatives. The ideal candidate combines deep expertise in semiconductor design flows, EDA tools, infrastructure engineering, and large‑scale automation with strong leadership and cross‑functional collaboration skills.

Key Responsibilities
  • CAD & EDA Infrastructure Leadership Define and execute the vision, roadmap, and strategy for CAD and EDA infrastructure supporting ASIC, SoC, IP, and verification teams. Lead the design, deployment, and maintenance of highly scalable and secure engineering environments. Drive infrastructure modernization initiatives including cloud‑enabled design workflows, hybrid compute environments, and next‑generation engineering platforms. Partner with design, verification, implementation, and architecture teams to understand evolving tool and infrastructure requirements.
  • EDA Tools & Design Flow Development Optimize RTL‑to‑GDSII design flows across synthesis, place‑and‑route, STA, DFT, verification, emulation, and signoff. Evaluate, deploy, and support industry‑standard EDA tools from Synopsys, Cadence, Siemens/Mentor, and other vendors. Standardize methodologies and best practices across global engineering teams. Improve tool reliability, performance, and user productivity through automation and workflow optimization.
  • Automation & Engineering Productivity Drive automation using Python, Tcl, Perl, Shell scripting, and modern software engineering practices. Build self‑service platforms and dashboards for monitoring tool usage, licenses, compute resources, and design flow metrics. Reduce design cycle times through process optimization and infrastructure innovation. Implement CI/CD and DevOps practices for CAD environments and engineering workflows.
  • Infrastructure & Compute Management Architect and manage large‑scale Linux‑based compute farms and distributed job scheduling systems. Optimize storage, networking, HPC clusters, and cloud resources to support demanding EDA workloads. Manage EDA license infrastructure, capacity planning, and utilization optimization. Ensure high availability, reliability, security, and compliance of engineering environments.
  • Technical Leadership Serve as a subject matter expert and trusted advisor to design leadership and engineering teams. Mentor engineers and contribute to the growth of CAD and infrastructure talent. Influence technology decisions and provide guidance on future engineering platform investments. Lead root‑cause analysis and resolution of complex technical issues impacting engineering productivity.
Required Qualifications
  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or related discipline.
  • 12+ years of experience in semiconductor design methodologies, CAD engineering, or EDA infrastructure.
  • Deep understanding of ASIC/SoC design and verification flows.
  • Strong expertise with Linux/Unix environments and distributed computing systems.
  • Hands‑on experience with leading EDA platforms from Synopsys, Cadence EDA.
  • Advanced programming and automation skills in Python, Tcl, Shell, or similar languages.
  • Experience managing large‑scale compute farms, license servers, storage systems, and enterprise infrastructure.
  • Strong analytical, problem‑solving, and stakeholder management skills.
Pay & Benefits

Consistent with Lattice Semiconductor values and applicable law, we provide the following information to promote pay transparency and equity. We have a market‑based pay structure which varies by location. Please note that the base pay range is a guideline, and our compensation range reflects the cost of labor in the U.S. geographic market based on the location of the role. Pay within these ranges varies and depends on job‑related knowledge, skills, and relevant work experience. For candidates who receive and offer, the starting salary will vary based on various factors including, but not limited to, such qualifications as, skill level, competencies, and work location. The range provided may represent a candidate range and may not reflect the full range for an individual tenured employee.

Base Pay Range 230732.01

In addition to base pay, this role may be eligible for variable/ incentive compensation and/ or equity. In addition, this role is eligible for a comprehensive, competitive benefits package which may include healthcare and retirement plans, paid time off, and more!

Additional Information

This position requires a successful background and reference checks and satisfactory proof of your right to work in the United States. Lattice recognizes that employees are its greatest asset and the driving force behind success in a highly competitive, global industry. Lattice continually strives to provide a comprehensive compensation and benefits program to attract, retain, motivate, reward and celebrate the highest caliber employees in the industry. Lattice is an international, service‑driven developer of innovative low cost, low power programmable design solutions. Our global workforce, some 1,000 strong, shares a total commitment to customer success and an unbending will to win.

Applications are welcome from all qualified candidates. As an E‑Verify employer, we use this system to confirm the employment eligibility of all new hires in accordance with federal law. All applicants will be required to complete a Form I‑9, Employment Eligibility Verification, upon hire. We do not use E‑Verify to pre‑screen job candidates and will comply with all E‑Verify regulations.

At Lattice, we value the diversity of individuals, ideas, perspectives, insights and values, and what they bring to the workplace.

At Lattice, our core values aren’t just something we look for in candidates – they’re something we actively cultivate and live by every day.

GROWTH We foster a culture where everyone strives for continuous learning and development. We challenge ourselves to boldly deliver exceptional growth and value for customers and shareholders.

RELIABILITY Our customers trust us to deliver, and we take that responsibility seriously. By committing ourselves to dependable supply, support, and solutions, we build strong collaboration that lasts and thrives.

EXECUTION Innovation turns great ideas into results. Together, we create differentiated products and solutions through disciplined planning, decisiveness, and timely delivery with uncompromising quality.

ACCOUNTABILITY We own our actions and outcomes: holding ourselves to the highest standards, agilely adapting to change, delivering on our commitments, and empowering each other to drive our success.

TRANSPARENCY Openness builds trust. We lead with integrity and candor, facing hard facts and embracing tough conversations with clear communication, decisive action, and open honesty at every level.

Lattice is strengthening is leadership in compute, communications, industrial, and embedded markets – underscored by multiple award wins that recognize its innovation, leadership, workplace culture, and collaboration‑driven solutions. Lattice Semiconductor (NASDAQ: LSCC) is the low power programmable leader. For over 40 years, Lattice has driven innovation in the semiconductor industry. Our compact, power‑efficient field programmable gate arrays (FPGAs) are essential to building a secure, intelligent, and connected world. Lattice is the #1 supplier of small FPGAs worldwide, with the largest installed base in the industry. Our solutions are trusted by over 11,000 customers globally, spanning the compute, communications, industrial, and embedded markets. Founded in 1983 in Oregon’s Silicon Forest, Lattice has grown into a global leader with a passionate team dedicated to pushing the boundaries of programmable logic and fostering a culture of innovation. Headquartered in Portland, Oregon with major operations in San Jose, California, Shanghai, China, and Manilla, Philippines.

Obtenez votre examen gratuit et confidentiel de votre CV.

ou faites glisser et déposez votre fichier ici.

Similar jobs

Postes similaires à comparer

Principal Engineer – CAD Design Engineering & EDA Infrastructure
Principal Engineer – CAD Design Engineering & EDA Infrastructure

Lattice Semiconductor Corp • États-Unis

Sur place
USD 231 000 - 290 000
Equity
Healthcare
Retirement plans
+1
Senior Technology Engineer
Senior Technology Engineer

Lattice Semiconductor Corp • États-Unis

Sur place
USD 190 000 - 232 000
Senior Staff Integration Design Engineer
Senior Staff Integration Design Engineer

Lattice Semiconductor • San Jose (CA)

Sur place
USD 221 000 - 290 000
Healthcare
Retirement plan
Paid time off
Senior Staff Integration Design Engineer
Senior Staff Integration Design Engineer

Lattice Semiconductor Corp • États-Unis

Sur place
USD 199 000 - 243 000
Healthcare benefits
Retirement plans
Paid time off
FPGA Architecture Engineer
FPGA Architecture Engineer

Lattice Semiconductor • San Jose (CA)

Sur place
USD 180 000 - 223 000
FPGA Architecture Engineer
FPGA Architecture Engineer

Lattice Semiconductor Corp • États-Unis

Sur place
USD 190 000 - 230 000
Sr Dir, Finance
Sr Dir, Finance

Lattice Semiconductor Corp • États-Unis

Sur place
USD 250 000 - 340 000
Healthcare benefits
Retirement plans
Paid time off
Senior Applications Engineer – FPGA Tools
Senior Applications Engineer – FPGA Tools

Lattice Semiconductor Corp • Nellis Air Force Base Census-Designated Place (NV)

Sur place
USD 140 000 - 190 000
Staff Silicon Validation Engineer
Staff Silicon Validation Engineer

Lattice Semiconductor • San Jose (CA)

Sur place
USD 199 000 - 243 000
SoC Chip Lead
SoC Chip Lead

Lattice Semiconductor • San Jose (CA)

Sur place
USD 224 000 - 273 000
Equity
Healthcare
Retirement plans
+1