Principal Engineer, ASIC Design Verification

Samsung-Semiconductor

San Jose (CA)

In loco

USD 219.000 - 351.000

Tempo pieno

40 ore fa
Candidati tra i primi
Generatore di candidature

Non inviare un curriculum generico — genera un curriculum e una lettera di presentazione personalizzati per questo specifico impiego.

Supera i filtri ATS

Vantaggi offerti da questo lavoro

Paid time off
Holidays & sick leave
Fertility care stipend
Caregiver support
Medical travel support
Onsite café & gym
Flexible benefits

Descrizione del lavoro

Samsung Semiconductor seeks an experienced ASIC verification engineer to advance memory and AI accelerator projects at our San Jose headquarters or Folsom facility. You will contribute to verification strategy, microarchitecture reviews, and post-silicon debugging, collaborating closely with architects and design teams.

The ideal candidate has 20+ years in ASIC verification, strong UVM, and C++/SystemVerilog skills, with deep knowledge of SoC verification and verification flows.

Competenze

  • BE (MS preferred) in Computer/Electrical Engineering or Computer Science with 20+ years working experience in ASIC verification preferred.
  • Experience in UVM.
  • Strong language skills including C++, SystemVerilog.
  • Experience in logic and SoC verification from planning to closure.
  • Good understanding on verification flows and tools.
  • Experience in UCIe, HBM controller, Memory DFT.

Mansioni

  • Participate in verification strategy and methodology definitions.
  • Contribute in micro architecture specification and reviews.
  • Responsible for the verification of modules/subsystems of AI accelerators.
  • Execute the verification per plan to the closure.
  • Work closely with architects and design engineers to define verification requirements, and to close functional and code coverage targets.
  • Provide support in post silicon bring up and debug.

Formazione

BE (MS preferred) in Computer/Electrical Engineering or Computer Science

Strumenti

UVM
C++
SystemVerilog
SoC verification
verification tools
UCIe
HBM controller
Memory DFT

Descrizione del lavoro

San Jose, California, United States

Please Note:

To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period.

Advancing the World’s Technology Together

Our technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you’ll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what’s possible and powering the future.

We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We’re dedicated to empowering people to be their true selves. Together, we’re building a better tomorrow for our employees, customers, partners, and communities.

The DRAM Development Lab (DDL) is part of Samsung’s Memory Business Unit, the industry's technology and volume leader in DRAM, HBM and NAND Flash. DDL’s vision is to solve key problems of Cloud & Data center by developing the new technology for memory and storage. The SOC team within DDL focuses on the development of silicon solutions such as Custom HBM base die, AI accelerators. We are an integral part of Samsung’s strong R&D focus & lab innovation engine. We work closely with development teams to bring feature innovation to product roadmaps.

Come join the team that is creating new computing system architectures needed to support emerging machine learning applications, data analytics and edge computing. You’ll focus on enhancement of memory and storage capability by developing prototype and production

Job:

Location: Daily onsite presence in San Jose HQ or Folsom location 5 days week

What You’ll Do
  • Participate in verification strategy and methodology definitions
  • Contribute in micro architecture specification and reviews
  • Responsible for the verification of modules/subsystems of AI accelerators
  • Execute the verification per plan to the closure
  • Work closely with architects and design engineers to define verification requirements, and to close functional and code coverage targets.
  • Provide support in post silicon bring up and debug
What You Bring
  • BE (MS preferred) in Computer/Electrical Engineering or Computer Science with 20+ years working experience in ASIC verification preferred.
  • Experience in UVM
  • Strong language skills including C++, SystemVerilog
  • Experience in logic and SoC verification from planning to closure
  • Good understanding on verification flows and tools
  • Experience in UCIe, HBM controller, Memory DFT.
PREFERRED SKILLS
  • Experience in DDR and Custom HBM and related IP level and/or SOC level verification
  • Experience and/or knowledge of the emerging technologies (CXL, Computation in memory and storage, AI LLM accelerators etc.) in server memory and storage systems
  • Highly motivated with good verbal and written communication skills
  • Creativity in problem solving
  • You’re inclusive, adapting your style to the situation and diverse global norms of our people.
  • An avid learner, you approach challenges with curiosity and resilience, seeking data to help build understanding.
  • You’re collaborative, building relationships, humbly offering support and openly welcoming approaches.
  • Innovative and creative, you proactively explore new ideas and adapt quickly to change
What We Offer

The pay range below is for all roles at this level across all US locations and functions. Paywithin this range varies by work locationand may also depend on job-related knowledge, skills,and experience. We also offer incentive opportunities that reward employees based on individual and company performance.

This is in addition to our diverse package of benefits centered around the wellbeing of our employees and their loved ones. In addition to the usual Medical/Dental/Vision/401k, our inclusive rewards plan empowers our people to care for their whole selves. An investment in your future is an investment in ours.

Give Back

With a charitable giving match and frequent opportunities to get involved, we take an active role in supporting the community.

Enjoy Time Away

You’ll start with 4+ weeks of paid time off a year, plus holidays and sick leave, to rest and recharge.

Care for Family

Whatever family means to you, we want to support you along the way—including a stipend for fertility care or adoption, caregiver support, and medical travel support.

Prioritize Emotional Wellness

With on-demand apps and free confidential therapy sessions, you’ll have support no matter where you are.

Stay Fit

Eating well and being active are important parts of a healthy life. Our onsite Café and gym, plus virtual classes, make it easier.

Embrace Flexibility

Benefits are best when you have the space to use them. That’s why we facilitate a flexible environment so you can find the right balance for you.

Base Pay Range

$219,000 - $351,000 USD

Equal Opportunity Employment Policy

Samsung Semiconductor takes pride in being an equal opportunity workplace dedicated to fostering an environment where all individuals feel valued and empowered to excel, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status.

When selecting team members, we prioritize talent and qualities such as humility, kindness, and dedication. We extend comprehensive accommodations throughout our recruiting processes for candidates with disabilities, long-term conditions, neurodivergent individuals, or those requiring pregnancy-related support. All candidates scheduled for an interview will receive guidance on requesting accommodations.

Our Commitment to Innovation and Fairness

At Samsung Semiconductor, we use Artificial Intelligence (AI) tools in the recruitment process to enhance efficiency. However, AI is used as a support tool, not a final decision-maker. All hiring decisions are made by our human recruiting team and hiring managers to ensure every candidate is evaluated fairly and holistically.

The application deadline for this role is January 4, 2027

Ottieni la revisione del curriculum gratis e riservata.

o trascina qui il file.

Similar jobs

Offerte di lavoro simili che vale la pena confrontare

Principal Engineer, ASIC Design Verification
Principal Engineer, ASIC Design Verification

Samsungsemiconductor • San Jose (CA)

In loco
USD 219.000 - 351.000
Medical/Dental/Vision/401k
Inclusive rewards plan
Charitable giving match
+1
Director, Design Verification
Director, Design Verification

Samsung Semiconductor Inc. • San Jose (CA)

In loco
USD 219.000 - 351.000
Paid time off
Medical/Dental/Vision/401k
Onsite Cafe & gym
Principal Engineer, SOC Design
Principal Engineer, SOC Design

Samsung Semiconductor Inc. • San Jose (CA)

In loco
USD 219.000 - 351.000
Senior Staff Engineer, Design Verification
Senior Staff Engineer, Design Verification

Samsung Semiconductor • San Jose (CA)

In loco
USD 189.000 - 301.000
Comprehensive wellness package
401(k) retirement plan
Onsite gym and café
Senior Staff Engineer, Design Verification
Senior Staff Engineer, Design Verification

Conductor • San Jose (CA)

In loco
USD 157.000 - 243.000
4+ weeks paid time off
Medical/Dental/Vision benefits
Wellness support programs
+2
Senior Staff Engineer, Design Verification
Senior Staff Engineer, Design Verification

Samsung Semiconductor Inc. • San Jose (CA)

In loco
USD 189.000 - 301.000
Health benefits
Paid time off
Flexible work environment
+1
Principal Engineer, SOC Design
Principal Engineer, SOC Design

Samsung-Semiconductor • San Jose (CA)

In loco
USD 219.000 - 351.000
4+ weeks paid time off
Medical/Dental/Vision/401k
Fertility/adoption support
+2
Senior Physical Design Engineer
Senior Physical Design Engineer

Conductor • San Jose (CA)

In loco
USD 138.000 - 206.000
4+ weeks PTO
Competitive benefits
Fertility/adoption support
+1
Senior AI Accelerator Verification Architect
Senior AI Accelerator Verification Architect

Samsung Semiconductor Inc. • San Jose (CA)

In loco
Confidential
Senior Emulation Engineer
Senior Emulation Engineer

Conductor • San Jose (CA)

In loco
USD 138.000 - 206.000