Principal Design Verification Engineer

Renesas Electronics Corp.

Plano (TX)

Sur place

USD 140 000 - 190 000

Plein temps

Il y a 26 heures
Soyez parmi les premiers à postuler

Une candidature complète en une minute

Un CV et une lettre de motivation personnalisés, prêts à envoyer.

Passez les filtres ATS

Résumé du poste

Renesas Electronics Corp. in Plano, TX is seeking a Principal Design Verification Engineer to lead verification strategy and execution for next‑generation memory interface products, including data buffers and DDR IP.

You will own verification of complex digital designs at the block and system levels, collaborating with RTL/design engineers to ensure quality and sign‑off. The ideal candidate has deep SystemVerilog and UVM experience, strong technical leadership, and a track record of driving

Qualifications

  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical field.
  • Extensive experience in semiconductor design verification with ownership of complex verification efforts.
  • Expert-level proficiency with SystemVerilog.

Responsabilités

  • Lead verification strategy and execution for complex semiconductor designs at the block and system level.
  • Define verification methodologies, test plans, coverage strategies, and verification environments.
  • Architect, develop and optimize SystemVerilog/UVM testbenches and verification environments.
  • Drive test development, functional coverage, checkers, constrained-random verification, and coverage closure.
  • Take technical ownership of verification for assigned blocks, features, and environments from planning through signoff.
  • Work with RTL/design engineers to ensure designs meet functional and performance requirements and are verifiable.
  • Communicate verification progress, risks, and readiness to leadership and stakeholders.

Connaissances

SystemVerilog
UVM
Verification strategy
Mentoring

Formation

Electrical/Computer Engineering

Description du poste

We are seeking a Principal Design Verification Engineer to provide technical leadership for verification of next‑generation semiconductor memory interface products, including data buffer silicon.

This role will drive verification strategy and execution for complex digital designs, working closely with design teams to ensure functionality, performance, and product requirements are met. The ideal candidate brings deep semiconductor verification expertise with SystemVerilog and UVM. Previous DDR or memory experience is an advantage, but is not required.

This is an opportunity to take significant technical ownership while contributing to next‑generation DDR6 technology.

Key Responsibilities
  • Lead verification strategy and execution for complex semiconductor designs at the block and system level.
  • Define verification methodologies, test plans, coverage strategies, and verification environments.
  • Architect, develop, maintain, and optimize SystemVerilog/UVM testbenches and verification environments.
  • Drive test development, functional coverage, checkers, constrained‑random verification, and coverage closure.
  • Take technical ownership of verification for assigned blocks, features, and environments from planning through signoff.
  • Work closely with RTL and design engineers to ensure designs meet functional and performance requirements and are effectively verifiable.
  • Analyze specifications, design implementation, and verification results to identify functional gaps and design issues.
  • Drive debugging and resolution of complex verification failures.
  • Develop scalable and reusable verification components, methodologies, and best practices.
  • Identify and lead improvements in verification efficiency, quality, performance, and reuse.
  • Participate in architecture, feasibility, design, and technical reviews.
  • Provide technical guidance and mentorship to verification engineers.
  • Serve as a technical expert for assigned verification methodologies and tools.
  • Communicate verification progress, coverage, technical risks, and readiness to engineering leadership and project stakeholders.
Qualifications
Required Qualifications
  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical field.
  • Extensive experience in semiconductor design verification, with demonstrated technical ownership of complex verification efforts.
  • Expert‑level proficiency with SystemVerilog.
  • Significant hands‑on experience with UVM (Universal Verification Methodology), including development and optimization of UVM‑based verification environments.
  • Experience defining verification strategies and developing verification plans from design and product specifications.
  • Strong experience with functional verification, constrained‑random testing, functional coverage, checkers, debugging, and coverage closure.
  • Experience partnering closely with RTL/design engineering teams throughout the verification lifecycle.
  • Demonstrated ability to independently solve complex verification and design problems.
  • Ability to provide technical leadership and mentoring within a verification team.
Preferred Qualifications
  • Experience with DDR, memory interfaces, memory controllers, data buffers, or related semiconductor technologies.
  • Experience with DDR4 and/or DDR5.
  • Verification experience with complex high‑speed interfaces, protocols, or mixed‑signal semiconductor products.
  • Experience leading verification efforts through coverage closure and signoff.
Additional Information

Renesas is an embedded semiconductor solution provider driven by its Purpose, To Make Our Lives Easier. With a global team of over 21,000 engineers and problem solvers in more than 30 countries, we offer the opportunity to work on world‑leading technology for Automotive, Industrial, Infrastructure, and IoT, shaping a safer, healthier, greener, and smarter future.

At Renesas, TAGIE is our culture, grounded in being Transparent, Agile, Global, Innovative, and Entrepreneurial. It shapes how we work, grow and deliver on our purpose together. This collaborative spirit and mindset drive our semiconductor technology to transform industries and impact millions of lives.

We believe in rewarding our employees with a competitive benefits package alongside their salary. More information will be provided during the hiring process.

Are you ready to join our team and shape the future with us?

Renesas Electronics is an equal opportunity and affirmative action employer, committed to supporting diversity and fostering a work environment free of discrimination on the basis of sex, race, religion, national origin, gender, gender identity, gender expression, age, sexual orientation, military status, veteran status, or any other basis protected by law. For more information, please read our Diversity & Inclusion Statement.

Renesas Electronics deals with dual‑use technology that is subject to U.S. export controls regulations. Under these regulations it may be necessary for Renesas to obtain U.S. government export license prior to release of technology to certain persons. The decision whether or not to file or pursue an export license application is at the sole discretion of Renesas.

Obtenez votre examen gratuit et confidentiel de votre CV.

ou faites glisser et déposez votre fichier ici.

Similar jobs

Postes similaires à comparer

Principal Design Verification Engineer
Principal Design Verification Engineer

Renesas Electronics Corp. • California (MO)

Sur place
USD 140 000 - 210 000
Principal Design Verification Engineer
Principal Design Verification Engineer

Renesas Electronics Corp. • Duluth (GA)

Sur place
USD 150 000 - 210 000
Principal Design Verification Engineer
Principal Design Verification Engineer

Renesas Electronics Corp. • Town of Texas (WI)

Sur place
USD 120 000 - 160 000
Principal Design Verification Engineer
Principal Design Verification Engineer

Renesas Electronics Corp. • Georgia

Sur place
USD 140 000 - 200 000
Principal Design Verification Engineer
Principal Design Verification Engineer

Renesas Electronics Corp. • Arizona

Sur place
USD 130 000 - 170 000
Principal Design Verification Engineer
Principal Design Verification Engineer

Renesas Electronics Corporation • Chandler (AZ)

Sur place
USD 140 000 - 200 000
Principal Design Verification Engineer
Principal Design Verification Engineer

Renesas Electronics Corporation • Austin (TX)

Sur place
USD 140 000 - 190 000
Principal Design Verification Engineer
Principal Design Verification Engineer

Renesas Electronics Corporation • Duluth (GA)

Sur place
USD 150 000 - 210 000
Principal Design Verification Engineer
Principal Design Verification Engineer

Renesas Electronics Corporation • San Jose (CA)

Sur place
USD 150 000 - 210 000
Principal Design Verification Engineer
Principal Design Verification Engineer

Renesas Electronics Corp. • San Jose (CA)

Sur place
USD 198 000 - 248 000