Principal Design Automation Engineer

Micron Technology, Inc.

California

On-site

USD 176,000 - 298,000

Full time

14 days+

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Micron Technology, Inc. is seeking a Staff/Principal Design Engineer in the NVE Design Engineering organization to drive NAND circuit development through design automation and AI-enabled flows.

You will implement core designs, validate with block/chip simulations, and collaborate across multifunctional teams to accelerate cycle time and ensure reliability across the full-chip environment.

Qualifications

  • MS (PhD preferred) in electrical engineering required; 8+ years NAND design experience.
  • Proficiency in analog/mixed signal circuit design and layout.
  • Strong verilog/python scripting for automation and verification.
  • Experience with block/subsystem/full-chip simulations and corner analyses.
  • Familiarity with Cadence LVS/DRC and semiconductor reliability considerations.

Responsibilities

  • Implement core Xpath, Ypath and Array design and integrate core schematics into full chip schematics.
  • Validate design performance via block and chip-level simulations.
  • Develop analog/mixed-signal circuit designs to meet specifications and verify with simulations.
  • Serve as technical authority across analog/core teams and drive automation enablement.
  • Create AI/LLM-assisted flows for environment setup, guided simulation, and regression gating.
  • Collaborate with multi-functional teams to align tooling with manufacturability and time-to-market.

Skills

NAND design experience
Analog/mixed-signal design
Python for automation
RTL/Verilog knowledge
Block/chip level simulations
Modeling and simulation methodology
HSPICE/Spice
Cadence familiarity
PVT/mismatch analysis

Education

MS in electrical engineering
PhD preferred

Tools

Cadence design
LVS/DRC tools
UNIX
Python
Verilog
HSPICE
Fast SPICE

Job description

Our vision is to transform how the world uses information to enrich life for _all_ .

Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

As a Staff/Principal Design Engineer in the NVE Design Engineering organization at Micron Technology, Inc., you will drive the transformation of NAND circuit development through design automation, agentic circuit-design enablement, and environment transition!

Responsibilities
  • Implementing core Xpath, Ypath and Array design during project execution and work with project teams integrating the Core schematics into the full chip schematics, validating design performance and functionalities by running block and chip level simulations using standard industry simulators!
  • Implementing analog and mixed signal circuit design (charge pumps, op amps, DACs, ADCs, linear regulators, oscillators, bandgap, LDO, thermometers, page buffers, PDNs, level shifters, IO buffers, RTL, Verilog) to meet specifications, validating design performance and functionalities by running block and chip level simulations using standard industry simulators
  • Serve as a technical authority across analog/core teams , solving sophisticated technical problems at the intersection of circuit behavior, modeling, simulation methodology, and automation reliability
  • Develop and productize agentic enablement for circuit design , including AI/LLM-assisted flows that support:
    • environment setup and self-healing configuration,
    • guided simulation and debug,
    • intelligent corner planning and coverage closure,
    • automated schematic/layout checks and review assistance,
    • documentation synthesis and knowledge retrieval from internal sources,
    • block/subsystem/full-chip verification (analog/mixed-signal), including reproducible run recipes, golden reference management, and regression gating criteria
  • Integrate automation with project execution , partnering with circuit designers, firmware, validation, and architecture teams to align tooling with breakthrough needs and deliver measurable cycle-time reduction.
  • Collaborate with multi-functional team members** (Product Engineering, Test, Probe, Process Integration, Assembly, Marketing) to ensure automation and environment choices support manufacturability, testability, reliability, time-to-market, and customer happiness.
Minimum Qualifications:
  • MS (PhD preferred) in electrical engineering required. 8+ years of NAND design relevant proven experience required with proficient knowledge of Nand Flash memory read, program and erase algorithms
  • Proficiency in analog/mixed signal circuit design (page buffers, block selectors, Xdecoder, Ydecoder, bias table and waveforms, PDNs, level shifters, charge pumps, op amps, DACs, ADCs, linear regulators, oscillators, bandgap, IO buffers, RTL, Verilog)
  • Proficiency in analog/mixed signal circuit layout (page buffers, block selectors, Xdecoder, Ydecoder, bias table and waveforms, PDNs, level shifters, charge pumps, op amps, DACs, ADCs, linear regulators, oscillators, bandgap, IO buffers, RTL, Verilog)
  • Proficient fundamentals in semiconductor and device physics and analog/mixed-signal circuit design. An understanding of semiconductor reliability issues including CHC, NBTI, stress, and snapback, as well as Electromigration (EM) and IR analysis.
  • Proficiency in circuit verification and optimization, layout planning, parasitic extractions of the circuits, experience guiding layout. Strong understanding of circuit design verification flows, including block-level, subsystem-level, and full-chip simulations, corner management, PVT/mismatch analysis, and results qualification. analog and digital simulators such as HSPICE, Fast SPICE, and Verilog
  • Proven proficiency in Python for engineering automation, including development of maintainable scripts, libraries, or frameworks that collaborate with EDA tools for simulation control, data extraction, regression management, or reporting. Proficient with Cadence design, LVS/DRC tools and UNIX
Salary and Compensation

The US base salary range that Micron Technology estimates it could pay for this full-time position is:

  • $176,000.00 - $298,000.00 a year
  • Additional compensation may include benefits, bonuses and equity.

Please note

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Principal Design Automation Engineer
Principal Design Automation Engineer

Micron Technology • San Jose (CA)

On-site
USD 176,000 - 298,000
Principal Design Engineer
Principal Design Engineer

Micron Technology • San Jose (CA)

On-site
USD 145,000 - 298,000
Medical, dental, and vision plans
Robust paid time-off program
Paid family leave
Principal Design Automation Engineer San Jose, California, United States of America Posted a day ago
Principal Design Automation Engineer San Jose, California, United States of America Posted a day ago

Micron Technology, Inc • San Jose (CA)

On-site
USD 176,000 - 298,000
Medical insurance
Dental plan
Vision plan
+2
Senior Design Engineer
Senior Design Engineer

Micron Technology, Inc. • San Jose (CA)

On-site
USD 120,000 - 252,000
Medical/dental/vision plans
Paid time off
Bonuses and equity
Senior Design Engineer
Senior Design Engineer

Micron Technology • San Jose (CA)

On-site
USD 150,000 - 190,000
Medical, dental, vision
Paid time off
Paid holidays
Staff Design Engineer
Staff Design Engineer

Micron Technology, Inc • San Jose (CA)

On-site
USD 145,000 - 246,000
Medical, dental, and vision plans
Paid time-off program
Paid family leave
Senior Design Engineer San Jose, California, United States of America Posted 21 hours ago
Senior Design Engineer San Jose, California, United States of America Posted 21 hours ago

Micron Technology, Inc. • San Jose (CA)

Hybrid
USD 120,000 - 252,000
Principal Design Engineer San Jose, California, United States of America Posted a day ago
Principal Design Engineer San Jose, California, United States of America Posted a day ago

Micron Technology, Inc. • San Jose (CA)

On-site
USD 181,000 - 361,000
Medical, dental and vision plans
Paid time off and holidays
Bonuses and equity
Non-Volatile Memory Design Architecture Lead
Non-Volatile Memory Design Architecture Lead

Micron Technology, Inc • San Jose (CA)

On-site
USD 150,000 - 200,000
Principal NAND Design Automation Engineer
Principal NAND Design Automation Engineer

Micron Technology, Inc. • California

On-site
USD 176,000 - 298,000