Principal Design AI Engineer

Hiring.fm

San Jose (CA)

On-site

USD 176,000 - 298,000

Full time

14 days+
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Medical, dental and vision plans
Paid time off and holidays

Job summary

Micron Technology is seeking a Principal Design Engineer in the NVE Design Engineering organization to drive NAND circuit development through design automation and environment transition. You will implement core analog and digital blocks, validate designs via simulations, and mentor other engineers.

The role requires 8+ years in NAND design, strong analog/mixed-signal and layout skills, plus Python automation and Cadence/LVS/DRC experience. Includes a competitive US salary and benefits package.

Qualifications

  • MS (PhD preferred) in electrical engineering.
  • 8+ years of NAND design relevant proven experience, with proficient knowledge of NAND Flash memory read, program and erase algorithms.
  • Proficiency in analog/mixed-signal circuit design (page buffers, block selectors, Xdecoder, Ydecoder, bias tables and waveforms, PDNs, level shifters, charge pumps, op amps, DACs, ADCs, linear regulators, oscillators, bandgap, IO buffers, RTL, Verilog).
  • Proficiency in analog/mixed-signal circuit layout (page buffers, block selectors, Xdecoder, Ydecoder, bias tables and waveforms, PDNs, level shifters, charge pumps, op amps, DACs, ADCs, linear regulators, oscillators, bandgap, IO buffers, RTL, Verilog).
  • Proficient fundamentals in semiconductor and device physics and analog/mixed-signal circuit design, with an understanding of semiconductor reliability issues including CHC, NBTI, stress, snapback, electro-migration (EM) and IR analysis.
  • Proficiency in circuit verification and optimization, layout planning, parasitic extraction of the circuits, experience guiding layout.
  • Strong understanding of circuit design verification flows, including block-level, subsystem-level, and full-chip simulations, corner management, PVT/mismatch analysis, and results qualification.
  • Experience with analog and digital simulators such as HSPICE, FastSPICE, and Verilog.
  • Proven proficiency in Python for engineering automation, including development of maintainable scripts, libraries, or frameworks that work with EDA tools for simulation control, data extraction, regression management, or reporting.
  • Proficient with Cadence design, LVS/DRC tools and UNIX.

Responsibilities

  • Implement core Xpath, Ypath, and Array design and integrate core schematics into full-chip layouts with team collaboration.
  • Design analog/mixed-signal circuits (charges pumps, op amps, DACs/ADCs, LDOs) and validate with simulations.
  • Serve as technical authority across analog/core teams to solve advanced circuit issues.
  • Develop agentic enablement for circuit design including AI/LLM-assisted workflows and automated checks.
  • Integrate automation with project execution, coordinating with designers, firmware, validation, and architecture teams.
  • Collaborate with Product Eng, Test, Process Integration, Assembly, Marketing to ensure manufacturability and reliability.

Skills

NAND design
Analog design
Circuit verification
Python automation
Simulation tools
NAND algorithms

Education

MS in Electrical Engineering
PhD preferred

Tools

HSPICE
FastSPICE
Verilog
Cadence
LVS/DRC
UNIX

Job description

Overview

Micron Technology is a world leader in innovating memory and storage solutions, accelerating the transformation of information into intelligence. As a Principal Design Engineer in the NVE Design Engineering organization, you will drive the transformation of NAND circuit development through design automation, agentic circuit-design enablement, and environment transition.

Responsibilities
  • Implement core Xpath, Ypath, and Array design during project execution and work with project teams integrating the core schematics into full‑chip schematics, validating design performance and functionalities by running block and chip level simulations using standard industry simulators and mentoring other engineers.
  • Implement analog and mixed‑signal circuit design (charge pumps, op amps, DACs, ADCs, linear regulators, oscillators, bandgap, LDO, thermometers, page buffers, PDNs, level shifters, IO buffers, RTL, Verilog) to meet specifications, validating design performance and functionalities by running block and chip level simulations using standard industry simulators and mentoring other engineers.
  • Serve as a technical authority across analog/core teams, solving sophisticated technical problems at the intersection of circuit behavior, modeling, simulation methodology, and automation reliability.
  • Develop and productize agentic enablement for circuit design, including AI/LLM‑assisted flows that support environment setup and self‑healing configuration, guided simulation and debug, intelligent corner planning and coverage closure, automated schematic/layout checks and review assistance, documentation synthesis, and verification (analog/mixed‑signal) including reproducible run recipes, golden reference management, and regression gating criteria.
  • Integrate automation with project execution, partnering with circuit designers, firmware, validation, and architecture teams to align tooling with achievement needs and deliver measurable cycle‑time reduction.
  • Collaborate with multi‑functional team members (Product Engineering, Test, Probe, Process Integration, Assembly, Marketing) to ensure automation and environmental choices support manufacturability, testability, reliability, time‑to‑market, and customer happiness.
Qualifications
  • MS (PhD preferred) in electrical engineering.
  • 8+ years of NAND design relevant proven experience, with proficient knowledge of NAND Flash memory read, program and erase algorithms.
  • Proficiency in analog/mixed‑signal circuit design (page buffers, block selectors, Xdecoder, Ydecoder, bias tables and waveforms, PDNs, level shifters, charge pumps, op amps, DACs, ADCs, linear regulators, oscillators, bandgap, IO buffers, RTL, Verilog).
  • Proficiency in analog/mixed‑signal circuit layout (page buffers, block selectors, Xdecoder, Ydecoder, bias tables and waveforms, PDNs, level shifters, charge pumps, op amps, DACs, ADCs, linear regulators, oscillators, bandgap, IO buffers, RTL, Verilog).
  • Proficient fundamentals in semiconductor and device physics and analog/mixed‑signal circuit design, with an understanding of semiconductor reliability issues including CHC, NBTI, stress, snapback, electro‑migration (EM) and IR analysis.
  • Proficiency in circuit verification and optimization, layout planning, parasitic extraction of the circuits, experience guiding layout.
  • Strong understanding of circuit design verification flows, including block‑level, subsystem‑level, and full‑chip simulations, corner management, PVT/mismatch analysis, and results qualification.
  • Experience with analog and digital simulators such as HSPICE, FastSPICE, and Verilog.
  • Proven proficiency in Python for engineering automation, including development of maintainable scripts, libraries, or frameworks that work with EDA tools for simulation control, data extraction, regression management, or reporting.
  • Proficient with Cadence design, LVS/DRC tools and UNIX.
Compensation & Benefits

US base salary range that Micron Technology estimates it could pay for this full‑time position is: $176,000.00 – $298,000.00 a year. Additional compensation may include benefits, bonuses and equity.

Benefits include medical, dental and vision plans in all locations, income protection, paid family leave, a robust paid time‑off program, paid holidays, and other standard benefit programs.

EEO Statement

Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws. Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards. Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.

Additional Information

Micron offers a choice of medical, dental and vision plans, income protection, paid family leave, paid time‑off and paid holidays. For additional information about the benefit programs available, please see the Benefits Guide posted on micron.com/careers/benefits.

Micron is a dedicated employer supporting your personal wellbeing and professional growth.

Contact

To learn more about your right to work, please consult the official Micron careers website. To request assistance with the application process or for reasonable accommodations, contact Micron’s People Organization at hrsupport_na@micron.com or 1‑800‑336‑8918 (select option #3).

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Principal Design Automation Engineer
Principal Design Automation Engineer

Micron Technology • San Jose (CA)

On-site
USD 176,000 - 298,000
Principal Design Engineer
Principal Design Engineer

Micron Technology • San Jose (CA)

On-site
USD 145,000 - 298,000
Medical, dental, and vision plans
Robust paid time-off program
Paid family leave
Principal Design Automation Engineer San Jose, California, United States of America Posted a day ago
Principal Design Automation Engineer San Jose, California, United States of America Posted a day ago

Micron Technology, Inc • San Jose (CA)

On-site
USD 176,000 - 298,000
Medical insurance
Dental plan
Vision plan
+2
Principal Design AI Engineer San Jose, California, United States of America Posted a day ago
Principal Design AI Engineer San Jose, California, United States of America Posted a day ago

Micron Technology, Inc. • Boise (ID), Northern (KY)

Hybrid
USD 176,000 - 298,000
Health insurance
Paid time off
Equity
Senior Design Engineer
Senior Design Engineer

3M HEALTHCARE • San Jose (CA)

On-site
USD 116,000 - 246,000
Medical benefits
Dental benefits
Vision benefits
Senior Design Engineer
Senior Design Engineer

Micron Technology • San Jose (CA)

On-site
USD 150,000 - 190,000
Medical, dental, vision
Paid time off
Paid holidays
Principal Design AI Engineer San Jose, California, United States of America Posted a day ago
Principal Design AI Engineer San Jose, California, United States of America Posted a day ago

Micron Memory Malaysia Sdn Bhd • San Jose (CA), Northern (KY)

Hybrid
USD 178,000 - 298,000
Staff Digital Physical Implementation and Integration Engineer
Staff Digital Physical Implementation and Integration Engineer

1000 Micron Technology, Inc. • San Jose (CA)

On-site
USD 145,000 - 246,000
Medical plan
Dental plan
Vision plan
+1
Staff Design Engineer
Staff Design Engineer

Micron Technology, Inc • San Jose (CA)

On-site
USD 145,000 - 246,000
Medical, dental, and vision plans
Paid time-off program
Paid family leave
Non-Volatile Memory Design Architecture Lead
Non-Volatile Memory Design Architecture Lead

Micron Technology • San Jose (CA)

On-site
USD 176,000 - 322,000
Medical plan
Dental plan
Vision plan
+1