Principal Analog Design Engineer

Talanto; Duluth, Northern (GA, KY); Hybrid; USD 120,000 - 180,000; Full time

Job summary

Renesas is seeking an experienced analog/mixed-signal IC design engineer to architect, verify and optimize CMOS analog blocks for custom ASICs. You will lead DDR I/O interfaces, collaborate with cross-functional teams, and mentor junior engineers while improving power, area and reliability.

The role requires a strong background in high-speed DDR interfaces, signal integrity, and hands-on use of Cadence tools for rigorous verification and validation processes.

Qualifications

• Advanced degree in Electronics/Microelectronics Engineering or related discipline.
• 10–15 years of analog circuit design experience.
• Expertise in high-speed DDR I/O interface design and optimization, including DDR5/DDR6 IO architecture.
• In-depth knowledge of analog Rx/Tx design, including signal integrity and noise immunity.
• Proficiency with analog design tools (Cadence Virtuoso, Maestro, Spectre, HSPICE) and simulation techniques.
• Strong understanding of signal integrity and general analog design principles.

Responsibilities

• Architect, design and verify CMOS analog blocks for custom ASICs to meet performance, area, power and timeline constraints.
• Develop and optimize high-speed DDR I/O interfaces with focus on signal integrity and standards compatibility.
• Collaborate with digital design, verification/test teams and systems engineers for seamless integration.
• Provide technical leadership and mentorship; contribute to design methodologies and best practices.
• Conduct simulations and testing to validate design performance and address issues.

Skills

DDR I/O design

Analog circuit design

Signal integrity

Verbal communication

Education

Advanced degree in Electronics/Microelectronics Engineering

Tools

Cadence Virtuoso

Maestro

Spectre

HSPICE

Job description

Job Description

Architect, design and verify CMOS analog blocks for custom ASICs to meet stringent performance, area, power and timeline constraints. Blocks include Tx, Rx, PLL and miscellaneous high-precision analog circuits.

Responsibilities:

• DDR I/O Design: Develop and optimize high-speed DDR I/O interfaces, ensuring signal integrity, noise immunity, and compatibility with industry standards.
• Principal Liaison: Liaise between Analog Design Team and Verification/Validation/Test teams.
• Analyze Si ATE/Bench data against product spec. Use Excel/MATLAB/scripts to efficiently parse through large data set extracting actionable information.
• Collaboration: Work closely with digital design engineers, systems engineers, and other stakeholders to ensure seamless integration of analog and digital components.
• Technical Leadership: Provide technical guidance and mentorship to junior engineers and contribute to the development of best practices and design methodologies.
• Design Verification: Conduct comprehensive simulations and testing to validate design performance and reliability. Address any issues and implement corrective actions as needed.
• Documentation: Create detailed design documentation, including specifications, schematics, and design reports. Ensure that all design activities are well-documented and comply with internal and external standards.
• Innovation: Stay abreast of industry trends and emerging technologies. Propose and implement innovative solutions to enhance product performance and capabilities with focus on low power circuit design.
• Layout: Ensure layouts meet high analog standards for matching and performance.

Qualifications

• Advanced degree in Electronics/Microelectronics Engineering or related discipline.
• 10-15 years of analog circuit design experience.
• Expertise in high-speed DDR I/O interface design and optimization - emphasis on DDR5/DDR6 IO architecture, Client/Data Center Server circuits and system design, validation.
• In-depth knowledge of analog Rx/Tx design, including signal integrity and noise immunity.
• Proficiency with analog design tools (e.g., Cadence Virtuoso, Maestro, Spectre, HSPICE) and simulation techniques.
• Strong understanding of signal integrity.
• Strong understanding of general analog design principles and methodologies.
• Excellent verbal and written communication skills in English.

Additional Information

Renesas is an embedded semiconductor solution provider driven by its Purpose, To Make Our Lives Easier. With a global team of over 21,000 engineers and problem solvers in more than 30 countries, we offer the opportunity to work on world-leading technology for Automotive, Industrial, Infrastructure, and IoT, shaping a safer, healthier, greener, and smarter future.

At Renesas, TAGIE is our culture, grounded in being Transparent, Agile, Global, Innovative, and Entrepreneurial. It shapes how we work, grow and deliver on our purpose together. This collaborative spirit and mindset drive our semiconductor technology to transform industries and impact millions of lives.

We believe in rewarding our employees with a competitive benefits package alongside their salary. More information will be provided during the hiring process.

Are you ready to join our team and shape the future with us?

is an equal opportunity and affirmative action employer, committed to supporting diversity and fostering a work environment free of discrimination on the basis of sex, race, religion, national origin, gender, gender identity, gender expression, age, sexual orientation, military status, veteran status, or any other basis protected by law. For more information, please read ourDiversity & Inclusion Statement .

is deals with dual-use technology that is subject to U.S. export controls regulations. Under these regulations it may be necessary for Renesas to obtain U.S. government export license prior to release of technology to certain persons. The decision whether or not to file or pursue an export license application is at the sole discretion of Renesas.

Deputy gpo hr process transformation and standardization mf gbs

Match

72 %

Good match

We match every vacancy against your profile and show a fit score - so you instantly know which ones are worth applying to. Sign up and create a resume - it's free.

Based on 40 similar vacancies

9762-17056$ /month

9762 $ 25%

12785 $ median

17056 $ 75%

The range shows the lower and upper market bands: 25% of vacancies pay below the first value, the median is the typical salary, and 75% marks the upper band.