Mixed Signal Design Verification Engineer

Nutanix

San Diego (CA)

On-site

USD 140,000 - 210,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Qualcomm Technologies, Inc. is seeking an experienced design verification engineer to join our team in validating high-speed mixed- signal IPs (PCIe, USB, MIPI, CXL, C2C, D2D, DDR, PLL, DAC, ADC, sensors).

The role covers pre- and post-silicon verification with a focus on SystemVerilog/UVM testbench development and coverage closure. Candidates should have 4+ years of ASIC verification experience and proficiency with industry-standard simulators.

Qualifications

  • Master's or PhD in Electrical Engineering, Computer Engineering, or related field.
  • 4+ years of ASIC design verification, or related work experience.
  • Knowledge of SystemVerilog/UVM HVL and verification methodology.

Responsibilities

  • Define pre-silicon and post-silicon test plans based on design specs and standards.
  • Architect and develop testbenches using SystemVerilog/UVM and analog/mixed-signal sim.
  • Author assertions in SVA, develop test cases, and ensure coverage closure.
  • Collaborate with digital/analog, modeling, and SoC teams for PHY verification and post-silicon validation.

Skills

SystemVerilog/UVM
HVL methodologies
VCS
Xcelium/NCsim
Modelsim/Questa
VCFormal
Jaspergold
Python
Perl
Low power verification
Formal verification
Gate level simulation

Education

Master's degree in Electrical Engineering
Bachelor's degree in Electrical/Computer Engineering
PhD in related field (optional)

Tools

VCS
Xcelium/NCsim
Modelsim/Questa
VCFormal
Jaspergold

Job description

Company:Qualcomm Technologies, Inc.Job Area:Engineering Group, Engineering Group > ASICS EngineeringGeneral Summary:Join Qualcomm's design verification team in verifying the high-speed mixed-signal IP designs (PCIe, USB, MIPI, CXL, C2C, D2D, DDR, PLL, DAC, ADC, Sensors, etc.) for exciting products targeted for 5G, AI/ML, compute, IOT, and automotive applications. The team is responsible for the complete design verification lifecycle, from system-level concept to tape out and post-silicon support.Responsibilities:· Define pre-silicon and post-silicon testplans based on design specs and using applicable standards working closely with design team.· Architect and develop the testbench using advanced verification methodology such as SystemVerilog/UVM, Analog/mixed signal simulation, Low power verification, Formal verification and Gate level simulation to ensure high design quality.· Author assertions in SVA, develop testcases, coverage models, debug and ensure coverage closure.· Work with digital design, analog circuit design, modeling, controller/subsystem, & SoC integration teams to complete the successful PHY level verification, integration into subsystem and SoC, and post-silicon validation.Required for this Role:· Master's/Bachelor’s degree in Electrical Engineering, Computer Engineering, or related field.· 6 + years ASIC design verification, or related work experience.· Knowledge of a HVL methodology like SystemVerilog/UVM.· Experience working with various ASIC simulation/formal tools such as VCS, Xcellium/NCsim, Modelsim/Questa, VCFormal, Jaspergold, 0In and others.Preferred Qualifications:· Experience with Low power design verification, Formal verification and Gate level simulation.· Knowledge of standard protocols such as PCIe, USB, MIPI, LPDDR5, LPDDR6, etc.,· Experience in scripting languages (Python, or Perl).· Experience with mixed-signal IP design verification, such as USB, PCIe, CXL, C2C, D2D, MIPI, UFS, LPDDR5/6, PLL, Data Convertors (DAC, ADC), or sensors.Minimum Qualifications:• Bachelor's degree in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience.ORMaster's degree in Science, Engineering, or related field and 3+ years of ASIC design, verification, validation, integration, or related work experience.ORPhD in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here . Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).To all Staffing and Recruiting Agencies : Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.EEO Employer: Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.Pay range and Other Compensation & Benefits :$140,000.00 - $210,000.00The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play. Your recruiter will be happy to discuss all that Qualcomm has to offer – and you can review more details about our US benefits at this link .If you would like more information about this role, please contact Qualcomm Careers .
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Mixed Signal Design Verification Engineer
Mixed Signal Design Verification Engineer

Qualcomm • San Diego (CA)

On-site
USD 140,000 - 210,000
ASIC Design Verification Engineer
ASIC Design Verification Engineer

Nutanix • Santa Clara (CA)

On-site
USD 107,000 - 161,000
SOC Verification and Methodology Engineer -Staff
SOC Verification and Methodology Engineer -Staff

Nutanix • San Diego (CA)

On-site
USD 140,000 - 210,000
RSU grants
Annual bonus
Benefits package
GSoC Design Verification Engineer
GSoC Design Verification Engineer

Nutanix • San Diego (CA)

On-site
USD 99,000 - 148,000
SOC Design Verification Engineer – Data Center Solutions San Diego, California, United States o[...]
SOC Design Verification Engineer – Data Center Solutions San Diego, California, United States o[...]

Qualcomm • San Diego (CA)

On-site
USD 115,000 - 174,000
SOC Verification and Methodology Engineer - SCL
SOC Verification and Methodology Engineer - SCL

Nutanix • San Diego (CA)

On-site
USD 99,000 - 148,000
Physical Design Engineer
Physical Design Engineer

Nutanix • Santa Clara (CA)

On-site
USD 107,000 - 161,000
SOC Design Verification Engineer-Staff San Diego, California, United States of America ASICS En[...]
SOC Design Verification Engineer-Staff San Diego, California, United States of America ASICS En[...]

Qualcomm • San Diego (CA)

On-site
USD 140,000 - 210,000
Annual discretionary bonus
RSU grants
Competitive benefits package
Analog/Mixed Signal ASIC Design Engineer
Analog/Mixed Signal ASIC Design Engineer

Nutanix • San Diego (CA)

On-site
USD 99,000 - 148,000
Connectivity Project Engineer, Principal
Connectivity Project Engineer, Principal

Nutanix • San Diego (CA)

On-site
USD 192,000 - 288,000