Low-Latency FPGA Engineer — Trading Systems Architect

Optiver

Austin (TX)

On-site

USD 150,000 - 210,000

Full time

14 days+
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Global compensation package
Profit-sharing program
401(k) match up to 50%
Comprehensive health coverage
Generous vacation
Office perks and events

Job summary

Optiver is seeking Hardware Engineers to build hardware-based trading systems, tackling low‑latency and high‑bandwidth challenges. You’ll own the development process from ideation to implementation and collaborate with traders and software engineers to create impactful, rapid solutions.

The Austin office serves as the innovation nucleus, focusing on quantitative research and hardware engineering initiatives.

Qualifications

  • Bachelor’s degree in CE, EE, CS, or related technical field.
  • Experience designing, coding, testing, and verifying FPGAs and/or ASICs.
  • Experience coding in VHDL, Verilog, SystemVerilog as well as C or C++.
  • Experience with RTL synthesis, writing timing, area, and other relevant constraints.
  • Experience with digital simulators and self‑checking test benches.
  • Experience supporting post‑silicon bring‑up and debugging a plus.
  • Ability to work closely with software developers to rapidly deliver integrated systems.

Responsibilities

  • Accelerate network infrastructure and trading system components with high speed hardware designs.
  • Research new low‑latency techniques and platforms and identify opportunities for integration with our trading system.
  • Work in a multidisciplinary team of traders, software developers, and infrastructure engineers.
  • Leverage the best hardware available or build in‑house versions to ensure our FPGAs can interface with cutting‑edge server hardware.
  • Manage relationships with 3rd party vendors.

Skills

FPGAs/ASICs design
VHDL/Verilog/SystemVerilog
C/C++ programming
RTL synthesis & timing constraints
Digital simulators / test benches
Post-silicon bring-up
collaboration with software teams

Education

Bachelor’s degree in CE/EE/CS or related field

Job description

Optiver is seeking Hardware Engineers to build hardware-based trading systems, tackling low‑latency and high‑bandwidth challenges. You’ll own the development process from ideation to implementation and collaborate with traders and software engineers to create impactful, rapid solutions.

The Austin office serves as the innovation nucleus, focusing on quantitative research and hardware engineering initiatives.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Low-Latency FPGA Engineer for Automated Trading
Low-Latency FPGA Engineer for Automated Trading

Optiver Private Jobs • Chicago (IL)

On-site
USD 180,000 - 220,000
Competitive compensation package
401(k) match up to 50%
Comprehensive health coverage
+1
FPGA Engineer for Low-Latency Trading Systems
FPGA Engineer for Low-Latency Trading Systems

Optiver • Chicago (IL)

On-site
USD 180,000 - 220,000
401(k) match up to 50%
Comprehensive health coverage
25 paid vacation days
+1
Senior Hardware Engineer — High-Speed Systems & FPGA
Senior Hardware Engineer — High-Speed Systems & FPGA

Optiver • Austin (TX)

On-site
USD 120,000 - 160,000
Global profit-sharing pool
Performance-based bonus structure
401(k) match up to 50%
+4
Low-Latency FPGA Architect for Trading Systems
Low-Latency FPGA Architect for Trading Systems

Radley James • Philadelphia

On-site
USD 300,000 - 500,000
Competitive compensation
Performance-based bonuses
Collaboration with expert engineers and traders
Low-Latency FPGA Engineer for Trading Systems
Low-Latency FPGA Engineer for Trading Systems

Citadel Securities • New York (NY)

On-site
USD 120,000 - 180,000
Senior Hardware Engineer - High-Speed PCBs & FPGAs
Senior Hardware Engineer - High-Speed PCBs & FPGAs

Optiver Holding BV • Austin (TX), Northern (KY)

Hybrid
USD 120,000 - 180,000
Competitive compensation package
Global profit-sharing pool
Performance-based bonus
+3
FPGA Engineer Intern: Build Low-Latency Trading Tech
FPGA Engineer Intern: Build Low-Latency Trading Tech

Optiver • Chicago (IL), Northern (KY)

Hybrid
USD 30,000 - 42,000
Flights covered
Living accommodations
Commuting stipend
+1
FPGA Engineer
FPGA Engineer

Optiver • Austin (TX)

On-site
USD 150,000 - 210,000
Global compensation package
Profit-sharing program
401(k) match up to 50%
+3
Lead FPGA Engineer - Low-Latency Trading
Lead FPGA Engineer - Low-Latency Trading

The Hagen Ricci Group • Austin (TX)

On-site
USD 120,000 - 155,000
Equities/ETFs Low-Latency FPGA Trading Engineer
Equities/ETFs Low-Latency FPGA Trading Engineer

Optiver US LLC • Austin (TX)

On-site
USD 90,000 - 120,000
401(k) match up to 50%
Fully paid health insurance
Breakfast, lunch, and snacks
+1