Junior Design Verification Engineer, Amazon Leo

Amazon Kuiper Manufacturing Enterprises LLC

Austin (TX)

On-site

USD 115,000 - 160,000

Full time

5 days ago
Be an early applicant
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Job summary

Amazon Leo in Austin, TX is seeking a verification engineer to define and implement the digital chip SOC verification for low-earth orbit satellite communications using Verilog/SystemVerilog and UVM. The role emphasizes robust test environments and automated regression workflows.

The candidate should have a Bachelor's in Electrical/Communications Eng or CS and 2+ years in verification and UVM, with pluses for Matlab, SystemC, and modem verification experience.

Qualifications

  • Bachelor's degree in Electrical/Communications Engineering or Computer Science, or equivalent experience.
  • 2+ years in verification, preferably in communication systems.
  • 2+ years in UVM.
  • Master's or Ph.D. in Electrical/Communications Engineering is a plus.
  • 3+ years in digital verification, preferably in communication systems.
  • Familiarity with Matlab.
  • Modem design verification experience.
  • SystemC, C or Matlab model development or DV integration experience.
  • Comfortable with AI-assisted tools to accelerate verification workflows.
  • Familiarity with formal verification techniques.

Responsibilities

  • Implement a state of the art verification environment to facilitate testing of the RTL against reference Matlab/C models.
  • Develop detailed test plans and write tests, run regressions, collect coverage matrices and report progress to the program.
  • Participate in the validation of ASIC implementations in Verilog/SystemVerilog.
  • Work with the design and communication systems team and participate in system level verification using test benches constructed using UVM.
  • Develop a highly automated environment to run regressions that can be used to make builds and maintain organization of the database.

Skills

Verification
UVM
Matlab
SystemC
C

Education

Bachelor's degree in Electrical / Communications Engineering or Computer Science

Tools

Verilog
SystemVerilog
UVM
Matlab

Job description

Amazon Leo is an initiative to launch a constellation of Low Earth Orbit satellites that will provide low-latency, high-speed broadband connectivity to unserved and underserved communities around the world.

The Role:

Be part of Leo's sub-team responsible for defining and implementing the digital chip SOCs for communications via Low Earth Orbit satellites and Amazon gateways. This is a unique opportunity to define a groundbreaking wireless solution with few legacy constraints. The team works with customer requirements and wireless system teams to define modems, high-speed interfaces, embedded processors, and DSP solutions in latest CMOS generation technologies.

In this role you will:
  • Implement a state of the art verification environment to facilitate testing of the RTL against reference Matlab/C models
  • Develop detailed test plans and write tests, run regressions, collect coverage matrices and report progress to the program
  • Participate in the validation of ASIC implementations in Verilog/SystemVerilog
  • Work with the design and communication systems team and participate in system level verification using test benches constructed using UVM
  • Develop a highly automated environment to run regressions that can be used to make builds and maintain organization of the database
Export Control Requirement:

Due to applicable export control laws and regulations, candidates must be a U.S. citizen or national, U.S. permanent resident (i.e., current Green Card holder), or lawfully admitted into the U.S. as a refugee or granted asylum.

BASIC QUALIFICATIONS
  • Bachelor's degree in Electrical / Communications Engineering or Computer Science, or related field, or equivalent experience
  • 2+ years in verification preferably in communication systems
  • 2+ years in UVM
PREFERRED QUALIFICATIONS
  • Master's or Ph.D degree in Electrical / Communications Engineering
  • 3+ years in digital verification, preferably in communication systems
  • Familiarity with Matlab
  • Modem design verification experience
  • System C, C or Matlab model : development or DV integration experience
  • Comfortable using AI-assisted tools to accelerate verification workflows (testbench generation, debug, coverage analysis).
  • Familiarity with formal verification techniques
  • Strong written and verbal skills

Amazon is an equal opportunity employer and does not discriminate on the basis of protected veteran status, disability, or other legally protected status.

Our inclusive culture empowers Amazonians to deliver the best results for our customers. If you have a disability and need a workplace accommodation or adjustment during the application and hiring process, including support for the interview or onboarding process, please visit content/en/how-we-hire/accommodations for more information. If the country/region you’re applying in isn’t listed, please contact your Recruiting Partner.

The base salary range for this position is listed below. Your Amazon package will include sign-on payments and restricted stock units (RSUs). Final compensation will be determined based on factors including experience, qualifications, and location. Amazon also offers comprehensive benefits including health insurance (medical, dental, vision, prescription, Basic Life & AD&D insurance and option for Supplemental life plans, EAP, Mental Health Support, Medical Advice Line, Flexible Spending Accounts, Adoption and Surrogacy Reimbursement coverage), 401(k) matching, paid time off, and parental leave. Learn more about our benefits at en/benefits.

USA, TX, Austin - 114,600.00 - 160,400.00 USD annually

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

ASIC Design Verification Engineer, Amazon Leo
ASIC Design Verification Engineer, Amazon Leo

Amazon • Redmond (WA)

On-site
USD 154,000 - 215,000
Health insurance
401(k) matching
Paid time off
+1
Satellite Design Verification Engineer, Amazon Leo
Satellite Design Verification Engineer, Amazon Leo

Amazon • Redmond (WA)

On-site
USD 154,000 - 215,000
ASIC Design Verification Engineer, Amazon Leo
ASIC Design Verification Engineer, Amazon Leo

Amazon • San Diego (CA)

On-site
USD 154,000 - 215,000
Design Verification Tech Lead Engineer, Amazon Leo
Design Verification Tech Lead Engineer, Amazon Leo

Amazon • San Diego (CA)

On-site
USD 159,200 - 215,300
Health insurance
401(k) matching
Paid time off
+1
ASIC Design Verification Engineer, Amazon Leo
ASIC Design Verification Engineer, Amazon Leo

Amazon • Sunnyvale (CA)

On-site
USD 132,000 - 185,000
Health insurance
401(k) matching
Paid time off
+1
Design Verification Engineer, Amazon Leo
Design Verification Engineer, Amazon Leo

Amazon • Irvine (CA)

On-site
USD 154,000 - 215,000
Health insurance
401(k) matching
Paid time off
Junior Design Verification Engineer, Amazon Leo
Junior Design Verification Engineer, Amazon Leo

Amazon • Austin (TX)

On-site
USD 110,000 - 160,000
Satellite Design Verification Engineer, Amazon Leo
Satellite Design Verification Engineer, Amazon Leo

Amazon • Austin (TX)

On-site
USD 136,000 - 184,000
Health insurance
RSUs
401(k) matching
+1
ASIC Design Verification Engineer, Amazon Leo
ASIC Design Verification Engineer, Amazon Leo

Amazon Inc. • Sunnyvale (CA), Northern (KY)

On-site
USD 132,000 - 185,000
Health insurance
RSUs
401(k) matching
+2
ASIC Design Verification Engineer, Amazon Leo
ASIC Design Verification Engineer, Amazon Leo

Amazon • Austin (TX)

On-site
USD 136,000 - 184,000