Integrated Circuit Design Verification Engineer

Snap

Vancouver (WA)

On-site

USD 173,000 - 259,000

Full time

11 days ago
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Benefits offered by this job

Paid parental leave
Medical coverage
Mental health support
RSUs equity

Job summary

Snap Inc. is seeking an Integrated Circuit Design Verification Engineer to join the Spectacles Team in the WA area. You will verify display ICs for AR and work with multiple engineering disciplines to ensure high-quality silicon.

You will develop UVM- and assertion-based testbenches, craft verification plans with coverage goals, and use Siemens Questa for verification and debugging in Linux environments.

Qualifications

  • BSEE or MSEE degree required.
  • 10+ years of ASIC design verification experience.
  • Strong knowledge of UVM and SystemVerilog.
  • Experience with digital functional simulation and Siemens Questa.
  • Proficient Verilog RTL coding practices.
  • Scripting in TCL, Make, Perl, Python and shell in Linux.

Responsibilities

  • Design and verify display ICs for AR under a cross-disciplinary team.
  • Collaborate with digital, analog, software and verification engineers.
  • Develop and implement UVM-based and assertion-based testbenches.
  • Create and execute verification plans, including functional and code coverage.
  • Utilize Siemens Questa toolset for verification and debugging.
  • Specify and configure tools and create automation.

Skills

UVM
SystemVerilog
Digital functional simulation
Siemens Questa
Verilog RTL
TCL scripting
Make
Perl
Python
Shell scripting
English communication

Education

BSEE
MSEE

Tools

Siemens Questa

Job description

Snap Inc is a technology company. We believe the camera presents the greatest opportunity to improve the way people live and communicate. Snap contributes to human progress by empowering people to express themselves, live in the moment, learn about the world, and have fun together. The Company operates Snapchat, a visual messaging app that enhances your relationships with friends, family, and the world, and Specs Inc., a wholly‑owned subsidiary dedicated to making computing more human, in addition to Bitmoji, Saturn, and other digital services. Specs Inc. is a wholly‑owned subsidiary of Snap Inc. dedicated to making computing more human. The company develops Specs, advanced eyewear that seamlessly integrates digital experiences into the physical world. Specs feature see‑through lenses that place digital objects directly into three‑dimensional space, powered by Snap OS, a proprietary, context‑aware operating system designed for natural interaction with your hands and voice. Specs Inc. also provides Lens Studio, a full suite of advanced developer tools that powers immersive augmented reality experiences across Specs, Snapchat, and other services.

We’re looking for a Integrated Circuit Design Verification Engineer to join the Spectacles Team at Snap Inc!

What you’ll do:
  • Work as part of a multi‑disciplinary team designing display Integrated Circuits for AR
  • Work closely with digital design, analog logic, software and verification engineers
  • Develop and implement UVM‑based and assertion‑based testbenches
  • Create and execute verification test plans, including functional coverage and code coverage
  • Utilize Siemens Questa tool set for verification and debug tasks
  • Specify and configure tools and create automation
Knowledge, Skills & Abilities:
  • Strong knowledge of UVM and SystemVerilog for advanced verification methodologies
  • Strong knowledge of digital functional simulation, and tools such as Siemens Questa
  • Strong knowledge of good Verilog RTL coding practices
  • Scripting and automation, such as TCL, Make, Perl, Python and Shell scripts in Linux environment
  • Excellent written and verbal English communication
Minimum Qualifications:
  • BSEE or MSEE or relevant years of experience
  • 10+ years of experience in ASIC Design Verification
Preferred Qualifications:
  • Experience with entire verification process from planning to sign‑off
  • Experience with Siemens’ UVM Framework
  • Experience in emulation
  • Experience in RTL design
  • Familiarity with video and display systems, MIPI, AMBA, I2C, SPI protocols and embedded microcontroller
  • Familiarity with ASIC test or production flow

Ideal candidate is a self‑starter, can organise complex issues and drive them to closure Able to multitask and prioritise.

Default Together Policy at Snap:

At Snap Inc. we believe that being together in person helps us build our culture faster, reinforce our values, and serve our community, customers and partners better through dynamic collaboration. To reflect this, we practice a “default together” approach and expect our team members to work in an office 4+ days per week. At Snap, we believe that having a team of diverse backgrounds and voices working together will enable us to create innovative products that improve the way people live and communicate. Snap is proud to be an equal opportunity employer, and committed to providing employment opportunities regardless of race, religious creed, color, national origin, ancestry, physical disability, mental disability, medical condition, genetic information, marital status, sex, gender, gender identity, gender expression, pregnancy, childbirth and breastfeeding, age, sexual orientation, military or veteran status, or any other protected classification, in accordance with applicable federal, state, and local laws. EOE, including disability/vets. We are an Equal Opportunity Employer and will consider qualified applicants with criminal histories in a manner consistent with applicable law (by example, the requirements of the San Francisco Fair Chance Ordinance and the Los Angeles Fair Chance Initiative for Hiring, where applicable).

Our Benefits:

Snap Inc. is its own community, so we’ve got your back! We do our best to make sure you and your loved ones have everything you need to be happy and healthy, on your own terms. Our benefits are built around your needs and include paid parental leave, comprehensive medical coverage, emotional and mental health support programs, and compensation packages that let you share in Snap’s long‑term success!

Compensation

In the United States, work locations are assigned a pay zone which determines the salary range for the position. The successful candidate’s starting pay will be determined based on job‑related skills, experience, qualifications, work location, and market conditions. The starting pay may be negotiable within the salary range for the position. These pay zones may be modified in the future.

Zone A (CA, WA, NYC): The base salary range for this position is $173,000-$259,000 annually.

Zone B: The base salary range for this position is $164,000-$246,000 annually.

Zone C: The base salary range for this position is $147,000-$220,000 annually.

This position is eligible for equity in the form of RSUs.

If you believe this job description is missing required pay transparency information, please submit a report through this form: Job Description Pay Range Disclosure.

Curious what it's like to work at Snap?

Meet the people behind our products and discover how our values shape the way we create, innovate, and connect.

SPECS:

See how Snap is bringing computing into the world around us with SPECS, our next‑generation augmented reality glasses built for real life.

Snap News:

Explore the latest stories about our products, innovation, and the people shaping what's next at Snap.

Applicant and Candidate Privacy Policy

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Digital IC Design Manager
Digital IC Design Manager

Snap • Vancouver (WA)

On-site
USD 218,000 - 343,000
Equity RSUs
Office in office 4+ days a week
Embedded Software/Firmware Engineer
Embedded Software/Firmware Engineer

Snap • Vancouver (WA)

On-site
USD 133,000 - 235,000
Paid parental leave
RSU equity
Software Engineer, C++, Level 5
Software Engineer, C++, Level 5

Snap • Los Angeles (CA)

On-site
USD 209,000 - 313,000
RSUs eligibility
Software Engineer, C++, Level 3
Software Engineer, C++, Level 3

Snap • Los Angeles (CA)

On-site
USD 118,000 - 176,000
Paid parental leave
Medical coverage
Mental health support
+1
Digital Integrated Circuit Design Verification Engineer
Digital Integrated Circuit Design Verification Engineer

Snap Inc. • United States

On-site
USD 147,000 - 259,000
Paid parental leave
Comprehensive medical coverage
Mental health support programs
+1
Software Engineer, Specs Lenses, Level 5
Software Engineer, Specs Lenses, Level 5

Snapchat • Santa Clarita (CA)

On-site
USD 178,000 - 313,000
RSU equity
Medical coverage
Paid parental leave
PCB Design Engineer
PCB Design Engineer

Snap • Los Angeles (CA)

On-site
USD 190,000 - 284,000
Paid parental leave
Comprehensive medical coverage
Equity RSUs
Software Engineer, C++, Level 4
Software Engineer, C++, Level 4

Snap • Los Angeles (CA)

On-site
USD 157,000 - 235,000
paid parental leave
comprehensive medical coverage
emotional and mental health support
+1
Design Engineer, Core Snapchat
Design Engineer, Core Snapchat

Snap • Los Angeles (CA)

On-site
USD 209,000 - 313,000
Equity RSUs
Paid parental leave
Medical coverage
+1
Electrical Signal Integrity Engineer
Electrical Signal Integrity Engineer

Snap Inc. • Northern (KY), Los Angeles (CA)

On-site
USD 133,000 - 200,000
Paid parental leave
Comprehensive medical coverage
RSU equity benefits