Hardware Engineer, RTL

Normal Computing Corporation; Palo Alto (CA); On-site; USD 180,000 - 260,000; Full time

Job summary

Normal Computing is seeking an RTL Design Engineer to write and own synthesizable SystemVerilog RTL across datapath to memory interfaces. You will work with architecture to translate specifications into practical microarchitectures and collaborate with verification and physical design for timing and area goals.

You will join a team that values strong debugging and close collaboration, with experience taping out silicon. Open collaboration across ASIC/SoC domains is encouraged.

Qualifications

• Hands-on experience writing production RTL in SystemVerilog and closing it through synthesis and place-and-route.
• Experience closing coverage to a high level and supporting tapeout activities.
• Background with datapaths, pipelines, or custom logic where microarchitecture was not fully specified upfront.

Responsibilities

• Write and own synthesizable RTL across datapath logic, control, and memory interfaces.
• Translate specifications into implementable microarchitectures with architecture teams.
• Collaborate with verification and physical design to meet timing and area constraints.
• Participate in design reviews and support tapeout preparation and bring-up.

Skills

SystemVerilog RTL

Microarchitecture

ASIC/SoC design

Formal verification

Debugging

Cross-team collaboration

Tapeout experience

Tools

DFT tooling

Place-and-route

Job description

Normal Computing | Build with Us

Normal is an applied AI company solving the hardest problems in AI and silicon. We build foundational hardware and software for the semiconductor industry, critical AI infrastructure, and the broader systems that power our world, in partnership with the world's most advanced institutions. We work as one team across New York City, Silicon Valley (Mountain View), London, Copenhagen, and Seoul.

The Role

As an RTL Design Engineer at Normal, you will design and verify the digital logic at the heart of Normal's thermodynamic hardware. This work sits at the intersection of classical ASIC design, novel computing architectures, and a development environment where the hardware and the algorithms are built together, not in sequence.

You will own RTL from microarchitecture to tapeout: writing microarchitecture specifications, creating synthesizable SystemVerilog, working with design verification engineers fully test the design using conventional and formal methods, and working closely with physical design to make sure the design meets area and timing constraints. Because Normal's chips are not standard accelerators, the RTL engineer here is closer to first-principles decisions than at a larger company. You will be shaping architecture, not just implementing it.

This is a role for an engineer who collaborates effectively across teams, including architecture, verification and physical design. The strongest candidates have taped out silicon, written RTL and helped close coverage, and are comfortable working in an environment where the specification is still being developed in parallel.

What You Will Own

• RTL Design: Write and own synthesizable RTL in SystemVerilog across blocks ranging from datapath logic to control and memory interfaces.




• Microarchitecture: Work with architecture to translate high-level specifications into implementable microarchitectures.




• Verification: Work closely with the verification team to review verification plans, assist on debug, and become a partner in closing coverage.




• Physical Design Collaboration: Collaborate with physical design on timing closure, floorplanning constraints, and DFT.




• Design Reviews: Participate in design reviews and contribute to architecture decisions, not just implementation.




• Tapeout & Bring-up: Support tapeout preparation, integration, and post-silicon bring-up as needed.

What Makes You a Great Fit

• Hands-on experience writing production RTL in SystemVerilog and closing it through synthesis and place-and-route




• Experience in closing coverage to a high level




• At least one tapeout in your background, from any node and any company size




• Experience working on datapaths, pipelines, or custom logic where the microarchitecture was not fully specified upfront




• Strong debugging instincts across simulation, waveforms, and formal counterexamples




• Ability to work directly with architects and physical designers without needing a large intermediary layer




• Industry experience in ASIC or SoC design

Bonus Points

• Experience at an AI chip company where design and verification were tightly coupled




• Open-source RTL contributions to projects like Chipyard, OpenTitan, or CVA6




• Familiarity with RISC-V or other open ISAs




• Experience with AI-assisted RTL or EDA tooling in your design workflow




• Exposure to physical design constraints, floorplanning, or timing-driven RTL development

Equal Employment Opportunity Statement

Normal Computing is an Equal Opportunity Employer. We celebrate diversity and are committed to creating an inclusive environment for all employees. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, veteran status, or any other legally protected status.

Accessibility Accommodations

Normal Computing is committed to providing reasonable accommodations to individuals with disabilities. If you need assistance or an accommodation due to a disability, please let us know at [e-mail].

Privacy Notice

By submitting your application, you agree that Normal Computing may collect, use, and store your personal information for employment-related purposes in accordance with our Privacy Policy.