Hardware Engineer, DFT

Normal Computing Corporation; Mountain View (CA); In loco; USD 140.000 - 210.000; Tempo pieno

Descrizione del lavoro

Normal Computing is seeking a Design-for-Test (DFT) Engineer to own DFT architecture for next-generation ASICs, driving scan/ATPG, MBIST, and boundary-scan strategies from RTL through tapeout and silicon bring-up.

You will collaborate with RTL, verification, physical design, and silicon product engineering teams, establishing scalable DFT flows and partnering with external partners to deliver production-ready test patterns and collateral. Strong leadership and scripting skills are essential.

Competenze

• 7+ years of experience in DFT implementation for complex ASICs or SoCs, including successful tapeouts.
• Strong hands-on expertise in scan insertion, ATPG, scan compression, fault coverage analysis, and test pattern generation.
• Proven experience with MBIST, boundary scan/JTAG, and DFT integration across RTL and gate-level designs.
• Proficiency with industry-standard DFT tools such as Siemens Tessent, Synopsys TestMAX, or Cadence Modus.
• Solid understanding of RTL design, synthesis, static timing analysis, and physical design considerations.
• Experience delivering manufacturing test patterns and collaborating with silicon product engineering or ATE teams.
• Strong scripting skills in Python, Tcl, or similar languages.
• Ability to independently own DFT architecture, drive cross-functional technical decisions, and communicate effectively across design, verification, and product engineering teams.

Mansioni

• DFT Architecture: Define and own chip-level DFT architecture, including scan insertion, ATPG, scan compression, MBIST, boundary scan/JTAG, and test access infrastructure.
• Implementation & Integration: Drive DFT insertion and integration across RTL, synthesis, and physical design, ensuring testability requirements are met without compromising power, performance, or area.
• Test Coverage & Signoff: Own DFT verification, ATPG pattern generation, fault coverage analysis, test-mode validation, and DFT signoff through tapeout.
• Manufacturing Test Readiness: Partner with the Head of Silicon Product Engineering to deliver production-ready test patterns and test collateral to our manufacturing partners, and documentation for ATE integration, silicon bring-up, and diagnosis.
• Methodology & Tooling: Establish scalable DFT flows, automation, and best practices using industry-standard EDA tools, supporting future ASIC programs.
• External Partner Collaboration: Define technical requirements, oversee contracted DFT work, and review deliverables to ensure quality and integration with Normal’s silicon development process.

Conoscenze

DFT architecture

ATPG

MBIST

boundary scan/JTAG

test pattern generation

RTL/verification/physical design

Python/Tcl scripting

cross-functional collaboration

Strumenti

Siemens Tessent

Synopsys TestMAX

Cadence Modus

Descrizione del lavoro

Normal Computing | Build with Us

Normal is an applied AI company solving the hardest problems in AI and silicon. We build foundational hardware and software for the semiconductor industry, critical AI infrastructure, and the broader systems that power our world, in partnership with the world's most advanced institutions. We work as one team across New York City, Silicon Valley (Mountain View), London, Copenhagen, and Seoul.

The Role

As a Design-for-Test (DFT) Engineer at Normal, you will own the DFT architecture and implementation for our next-generation, physics-inspired ASICs, from early RTL design through tapeout and silicon bring-up. You will define and drive scan/ATPG, memory built-in self-test (MBIST), and boundary-scan strategies, working closely with RTL, verification, physical design, and silicon product engineering teams.

This is a hands-on technical leadership role with end-to-end ownership of silicon testability. You will establish DFT methodologies, guide external implementation partners, and ensure our designs are ready for manufacturing test. You’ll work on unconventional computing architectures where testability must be considered from the beginning, with the opportunity to shape the DFT infrastructure for an entirely new class of silicon.

What You Will Own

• DFT Architecture: Define and own chip-level DFT architecture, including scan insertion, ATPG, scan compression, MBIST, boundary scan/JTAG, and test access infrastructure.

• Implementation & Integration: Drive DFT insertion and integration across RTL, synthesis, and physical design, ensuring testability requirements are met without compromising power, performance, or area.

• Test Coverage & Signoff: Own DFT verification, ATPG pattern generation, fault coverage analysis, test-mode validation, and DFT signoff through tapeout.

• Manufacturing Test Readiness: Partner with the Head of Silicon Product Engineering to deliver production-ready test patterns and test collateral to our manufacturing partners, and documentation for ATE integration, silicon bring-up, and diagnosis.

• Methodology & Tooling: Establish scalable DFT flows, automation, and best practices using industry-standard EDA tools, supporting future ASIC programs.

• External Partner Collaboration: Define technical requirements, oversee contracted DFT work, and review deliverables to ensure quality and integration with Normal’s silicon development process.

What Makes You a Great Fit

• 7+ years of experience in DFT implementation for complex ASICs or SoCs, including successful tapeouts.

• Strong hands‑on expertise in scan insertion, ATPG, scan compression, fault coverage analysis, and test pattern generation.

• Proven experience with MBIST, boundary scan/JTAG, and DFT integration across RTL and gate‑level designs.

• Proficiency with industry‑standard DFT tools such as Siemens Tessent, Synopsys TestMAX, or Cadence Modus.

• Solid understanding of RTL design, synthesis, static timing analysis, and physical design considerations.

• Experience delivering manufacturing test patterns and collaborating with silicon product engineering or ATE teams.

• Strong scripting skills in Python, Tcl, or similar languages.

• Ability to independently own DFT architecture, drive cross‑functional technical decisions, and communicate effectively across design, verification, and product engineering teams.

Bonus Points

• Experience establishing DFT architecture and methodology from the ground up for a new ASIC program.

• Familiarity with IEEE 1500, IEEE 1687 (IJTAG), hierarchical DFT, and advanced scan compression techniques.

• Experience with memory redundancy, built‑in self‑repair (BISR), silicon diagnosis, and yield improvement.

• Experience working with external DFT implementation partners or managing outsourced DFT deliverables.

• Exposure to AI accelerators, memory‑intensive architectures, or unconventional computing systems.

• Experience using AI‑assisted or agentic tools to automate silicon design and verification workflows.

Equal Employment Opportunity Statement

Normal Computing is an Equal Opportunity Employer. We celebrate diversity and are committed to creating an inclusive environment for all employees. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, veteran status, or any other legally protected status.

Accessibility Accommodations

Normal Computing is committed to providing reasonable accommodations to individuals with disabilities. If you need assistance or an accommodation due to a disability, please let us know at [e-mail].

Privacy Notice

By submitting your application, you agree that Normal Computing may collect, use, and store your personal information for employment‑related purposes in accordance with our Applicant Privacy Notice.