FPGA Verification Engineer, Air Dominance and Strike

Linuxconfig

Costa Mesa, Northern (CA, KY)

Hybrid

USD 146,000 - 194,000

Full time

14 days+
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Anduril Industries in Costa Mesa, CA, seeks an FPGA Verification Engineer to own FPGA/SoC verification on AMD/Xilinx platforms for flight-critical avionics. You will implement UVM environments, write SVA, build coverage models and drive regression to closure.

Requires 2+ years in FPGA/ASIC verification and strong SystemVerilog/UVM skills. The role requires collaboration with design teams, DO-254 safety awareness, and board bring-up support on target platforms.

Qualifications

  • Bachelor’s degree in Electrical or Computer Engineering or related field.
  • 2+ years of FPGA/ASIC verification experience.
  • Proficient in SystemVerilog, UVM, and SVA, with experience extending UVM testbenches.
  • Object-oriented programming principles.
  • Experience with industry simulators (Questa, VCS, Xcelium, Vivado).
  • Git-based collaborative workflows including code review.
  • Strong communication and teamwork skills.
  • Eligible to obtain and hold a U.S. Secret security clearance.

Responsibilities

  • Architect and implement UVM verification environments for FPGA/SoC designs.
  • Develop verification plans traceable to system/hardware requirements.
  • Author SystemVerilog Assertions for protocol checks.
  • Build functional coverage models and drive coverage closure.
  • Develop constrained-random/test sequences to maximize coverage.
  • Establish and maintain regression suites with coverage metrics.
  • Debug failures using waveform tools at HDL and system level.
  • Collaborate with design engineers on RTL reviews and bug resolution.
  • Support hardware validation and board bring-up on target platforms.
  • Ensure verification meets DO-254 and safety standards.
  • Produce verification closure reports and coverage summaries.

Skills

SystemVerilog
UVM
SVA
Object-oriented programming
Git workflows
Communication

Education

Bachelor’s degree in Electrical/Computer Engineering
Master’s degree in Electrical/Computer Engineering

Tools

Questa
VCS
Xcelium
Vivado

Job description

FPGA Verification Engineer, Air Dominance and Strike

Anduril Industries is a defense technology company with a mission to transform U.S. and allied military capabilities with advanced technology. By bringing the expertise, technology, and business model of the 21st century’s most innovative companies to the defense industry, Anduril is changing how military systems are designed, built and sold. Anduril’s family of systems is powered by Lattice OS, an AI-powered operating system that turns thousands of data streams into a realtime, 3D command and control center. As the world enters an era of strategic competition, Anduril is committed to bringing cutting-edge autonomy, AI, computer vision, sensor fusion, and networking technology to the military in months, not years.

ABOUT THE JOB

We are looking for aFPGA Verification Engineerto join our rapidly growing team inCosta Mesa, CA. You will own verification of FPGA/SoC designs on AMD (Xilinx) platforms for flight-critical avionics, with a focus on UVM-based methodology and coverage-driven verification. This will require expertise in SystemVerilog, object-oriented programming, and UVM. If you are someone who has supported rapid avionics development, then this role is for you.

WHAT YOU’LL DO

  • Architect and implement UVM verification environments (drivers, monitors, predictors, scoreboards) for AMD (Xilinx) FPGA/SoC designs
  • Develop verification plans with traceability to system and hardware requirements
  • Author SystemVerilog Assertions (SVA) for protocol compliance and design intent checks
  • Build functional coverage models and drive code coverage analysis to closure
  • Develop constrained-random and transaction-level test sequences to maximize coverage and uncover corner-case bugs
  • Establish and maintain regression suites, tracking coverage metrics and verification progress
  • Debug failures using waveform tools and simulation logs at the HDL and system level
  • Collaborate with design engineers on RTL reviews, bug resolution, and micro-architecture refinement
  • Support hardware validation and board bring-up on target platforms
  • Ensure verification meets DO-254 and relevant safety standards
  • Author verification closure reports and coverage analysis summaries

REQUIRED QUALIFICATIONS

  • Bachelor’s degree in Electrical Engineering, Computer Engineering, or related field
  • 2+ years of experience in FPGA/ASIC verification
  • Proficient in SystemVerilog, UVM methodology and SVA, with experience contributing to and extending UVM testbenches
  • Object-oriented programming principles
  • Industry simulators (Questa, VCS, Xcelium, or Vivado)
  • Git-based collaborative workflows including code review
  • Strong communication and teamwork skills
  • Eligible to obtain and hold a U.S. Secret security clearance

PREFERRED QUALIFICATIONS

  • 5+ years of experience in FPGA/ASIC verification
  • Master’s degree in Electrical Engineering, Computer Engineering, or related field
  • DO-254, avionics verification standards for UAS, and safety-critical verification processes
  • SVUnit or equivalent unit-testing frameworks
  • Formal verification or CDC verification tools
  • Digital interfaces: Ethernet, PCIe, JESD204C, MIL-STD-1553, SPI
  • SoC and ARM-based embedded platforms
  • Verification automation, CI/CD integration, and Nix-based build environments

US Salary Range

$146,000 - $194,000 USD

The salary range for this role is an estimate based on a wide range of compensation factors, inclusive of base salary only. Actual salary offer may vary based on (but not limited to) work experience, education and/or training, critical skills, and/or business considerations. Highly competitive equity grants are included in the majority of full time offers; and are considered part of Anduril's total compensation package. Additionally, Anduril offers top-tier benefits for full-time employees, including:

At Anduril, we invest in our people. Our comprehensive, competitive benefits package (available at little to no cost to employees) ensures you’re supported in health, recovery, and whatever comes next.

As set forth in Anduril Industries’s Equal Employment Opportunity policy,we do not discriminate on the basis of any protected group status under any applicable law.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

FPGA Verification Engineer, Air Dominance and Strike
FPGA Verification Engineer, Air Dominance and Strike

Anduril Industries • Costa Mesa (CA)

On-site
USD 146,000 - 194,000
Equity grants
Health benefits
Top-tier benefits
FPGA Verification Engineer, Air Dominance and Strike
FPGA Verification Engineer, Air Dominance and Strike

Slope • Costa Mesa (CA)

On-site
USD 146,000 - 194,000
Senior FPGA Verification Engineer, Air Dominance and Strike
Senior FPGA Verification Engineer, Air Dominance and Strike

Visa Hunt • Costa Mesa (CA)

On-site
USD 166,000 - 220,000
Competitive benefits
Equity grants
Senior FPGA Verification Engineer, Air Dominance and Strike
Senior FPGA Verification Engineer, Air Dominance and Strike

Anduril-1 • Costa Mesa (CA)

On-site
USD 166,000 - 220,000
Equity opportunities
Comprehensive benefits
Senior FPGA Verification Engineer
Senior FPGA Verification Engineer

Anduril-1 • Boulder (CO)

On-site
USD 165,000 - 218,000
Equity grants
Health benefits
Retirement plan
Senior FPGA Verification Engineer
Senior FPGA Verification Engineer

Mosaic.tech • Statesville (NC)

On-site
USD 191,000 - 253,000
Senior FPGA Verification Engineer
Senior FPGA Verification Engineer

Mosaic.tech • Waltham (MA)

On-site
USD 191,000 - 253,000
Equity grants
Competitive benefits
Senior FPGA Verification Engineer
Senior FPGA Verification Engineer

Mosaic.tech • Boulder (CO)

On-site
USD 165,000 - 218,000
Senior FPGA Verification Engineer
Senior FPGA Verification Engineer

Anduril Industries • Goleta (CA)

On-site
USD 191,000 - 253,000
Competitive equity grants
Top-tier benefits
Senior FPGA Verification Engineer
Senior FPGA Verification Engineer

Anduril Industries • Waltham (MA)

On-site
USD 191,000 - 253,000
Equity grants
Comprehensive benefits
Health coverage