FPGA ENGINEER II

RTX

McKinney (TX)

On-site

USD 69,000 - 131,000

Full time

14 days+

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Medical
Dental
Vision
401(k) match
Flexible work schedules
Employee assistance program

Job summary

RTX in McKinney, Texas is seeking an FPGA Engineer II for onsite work supporting DoD programs. You will contribute to the full lifecycle of FPGA designs across major vendors and devices, including Xilinx and Microchip, using VHDL/Verilog.

You will collaborate in an agile environment, document requirements and verification plans, and present results to leadership while growing professionally. A DoD secret clearance is required to start and relocation is possible based on eligibility.

Qualifications

  • Typically requires a degree in Science, Technology, Engineering or Mathematics (STEM) and a minimum of 2 years of prior relevant experience.
  • Experience with FPGA/ASIC design or verification (VHDL/Verilog or SystemVerilog).
  • Experience with AMD Vivado, Altera Quartus Prime Pro or Libero.
  • Hands‑on experience with integration and debug of FPGA/ASIC in a lab environment.
  • Experience with source code management, design reviews, and code release in a team development environment.

Responsibilities

  • Provide full lifecycle support of production quality FPGA designs for one or more major vendors and device families.
  • Generate FPGA designs for gigabit serial interfaces, RF DSP, controls, data links, embedded processing and processor interfaces.
  • Assist with architecture development of FPGA-based systems to determine parts, interfaces, and CONOPS.
  • Design and code in VHDL for reliability and maintainability.
  • Support design verification utilizing self-checking techniques with directed and constrained random tests, while tracking functional and code coverage.
  • Understand and report execution status to the planned budget and schedule using an agile framework.
  • Create complete documentation including requirements, verification plan, and user’s guides.
  • Function as an individual contributor.
  • Clearly present your work product to leadership.
  • Engage in professional growth and development.

Skills

FPGA/ASIC design
Verilog/VHDL
SystemVerilog
Lab debugging
Source control
Agile framework

Education

Bachelor's degree in STEM

Tools

AMD Vivado
Altera Quartus
Libero

Job description

Location: US-TX-MCKINNEY-513WD ~ 2501 W University Dr ~ WING D BLDG

Date Posted: 2026-10-15

Country: United States of America

Position Role Type: Onsite

U.S. Citizen, U.S. Person, or Immigration Status Requirements: The ability to obtain and maintain a U.S. government issued security clearance is required. U.S. citizenship is required, as only U.S. citizens are eligible for a security clearance

Security Clearance Type: DoD Clearance: Secret

Security Clearance Status: Active and existing security clearance required after day 1

At Raytheon, the foundation of everything we do is rooted in our values and a higher calling – to help our nation and allies defend freedoms and deter aggression. We bring the strength of more than 100 years of experience and renowned engineering expertise to meet the needs of today’s mission and stay ahead of tomorrow’s threat. Our team solves tough, meaningful problems that create a safer, more secure world.

The Multi-Product Power & Digital (MPD) department designs FPGAs, circuit cards, and electronics subassemblies for a range of products including missiles/effectors, radars, and electronic warfare systems. The team leverages digital, analog, and power design skills to provide support throughout the product lifecycle from architecture and design through production and sustainment.

We are currently seeking an FPGA Engineer II to join our team.

What You Will Do
  • Provide full lifecycle support of production quality FPGA designs for one or more major vendors and device families including: AMD (Xilinx), Altera, and Microchip (Microsemi).
  • Generate FPGA designs for the following applications: gigabit serial interfaces, Radio Frequency (RF) DSP, controls, data links, embedded processing and processor interfaces.
  • Assist with architecture development of FPGA-based systems to determine parts, interfaces, and Concept of Operations (CONOPS).
  • Design and code in VHDL for reliability and maintainability.
  • Support design verification utilizing self-checking techniques with directed and constrained random tests, while tracking functional and code coverage.
  • Understand and report execution status to the planned budget and schedule using an agile framework.
  • Create complete documentation including requirements, verification plan, and user’s guides.
  • Function as an individual contributor.
  • Clearly present your work product to leadership.
  • Engage in professional growth and development.
Qualifications You Must Have
  • Typically requires a degree in Science, Technology, Engineering or Mathematics (STEM) and a minimum of 2 years of prior relevant experience.
  • Experience to include one or more of the following:
  • FPGA/ASIC design (VHDL and/or Verilog coding) or FPGA/ASIC verification (SystemVerilog coding)
  • Experience with AMD (Xilinx), Altera and/or Microchip (Microsemi) devices and with tools such as AMD Vivado, Altera Quartus Prime Pro or Libero.
  • Hands‑on experience with integration and debug of FPGA/ASIC in a lab environment
  • Experience with source code management, design reviews, and code release in a team development environment.
Qualifications We Value
  • One or more advanced degrees in Electrical Engineering or a related Science, Technology, Engineering, or Mathematics (STEM) major. A suitable degree may be counted as 2 years of work experience.
  • FPGA/ASIC design experience in one or more of the following areas:
  • Embedded systems design using ARM, Microblaze, or NIOS processors
  • Gigabit serial interfaces and multi-gigabit transceivers (MGTs)
  • Constrained random verification in UVM using System Verilog
  • Experience with High Level Synthesis (HLS)
  • Experience with vector processors and/or GPUs
  • Experience with timing closure, clock domain crossing and reset domain crossing analysis, and constraint development.
  • Demonstrated ability to lead design efforts and/or small teams.
What We Offer

Our values drive our actions, behaviors, and performance with a vision for a safer, more connected world. At RTX we value: Trust, Respect, Accountability, Collaboration, and Innovation.

This position offers relocation based on candidate eligibility.

Benefits
  • medical
  • dental
  • vision
  • life insurance
  • short-term disability
  • long-term disability
  • 401(k) match
  • flexible spending accounts
  • flexible work schedules
  • employee assistance program
  • Employee Scholar Program
  • parental leave
  • paid time off
  • holidays
  • Hired applicants may be eligible for annual short-term and/or long-term incentive compensation programs depending on the level of the position and whether or not it is covered by a collective-bargaining agreement. Payments under these annual programs are not guaranteed and are dependent upon a variety of factors including, but not limited to, individual performance, business unit performance, and/or the company’s performance.

Hired applicants may be eligible for benefits, including but not limited to, medical, dental, vision, life insurance, short-term disability, long-term disability, 401(k) match, flexible spending accounts, flexible work schedules, employee assistance program, Employee Scholar Program, parental leave, paid time off, and holidays. Specific benefits are dependent upon the specific business unit as well as whether or not the position is covered by a collective-bargaining agreement.

This role is a U.S.-based role. If the successful candidate resides in a U.S. territory, the appropriate pay structure and benefits will apply.

RTX anticipates the application window closing approximately 40 days from the date the notice was posted. However, factors such as candidate flow and business necessity may require RTX to shorten or extend the application window.

RTX is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, age, disability or veteran status, or any other applicable state or federal protected class. RTX provides affirmative action in employment for qualified Individuals with a Disability and Protected Veterans in compliance with Section 503 of the Rehabilitation Act and the Vietnam Era Veterans’ Readjustment Assistance Act.

The salary range for this role is 68,900 USD - 131,100 USD. The salary range provided is a good faith estimate representative of all experience levels. RTX considers several factors when extending an offer, including but not limited to, the role, function and associated responsibilities, a candidate’s work experience, location, education/training, and key skills.

This position requires a security clearance. DCSA Consolidated Adjudication Services (DCSA CAS), an agency of the Department of Defense, handles and adjudicates the security clearance process. More information about Security Clearances can be found on the US Department of State government website here: https://www.state.gov/m/ds/clearances/c10978.htm

Privacy Policy and Terms: Click on this link to read the Policy and Terms

North Texas: https://careers.rtx.com/global/en/raytheon-north-texas-location

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

FPGA Electrical Engineer II (Onsite)
FPGA Electrical Engineer II (Onsite)

Raytheon • McKinney (TX)

On-site
USD 69,000 - 131,000
Relocation Eligible
Principal FPGA Engineer
Principal FPGA Engineer

Raytheon • McKinney (TX)

On-site
USD 108,000 - 205,000
Relocation assistance
Senior FPGA Design Engineer
Senior FPGA Design Engineer

RTX • McKinney (TX)

On-site
USD 87,000 - 165,000
Relocation assistance
Medical benefits
Dental benefits
+3
FPGA Electrical Engineer II (Onsite)
FPGA Electrical Engineer II (Onsite)

RTX • McKinney (TX)

On-site
USD 69,000 - 131,000
Medical, dental, vision benefits
401(k) match
Paid time off
FPGA Design Engineer II
FPGA Design Engineer II

Prattwhitney • Tucson (AZ)

On-site
USD 69,000 - 131,000
Relocation Assistance
9/80 Schedule
Medical
+4
Electrical Engineer Manager - Configurable Logic Section Leader
Electrical Engineer Manager - Configurable Logic Section Leader

Raytheon • McKinney (TX)

On-site
USD 108,000 - 205,000
Senior ASIC/FPGA Design Engineer
Senior ASIC/FPGA Design Engineer

RTX • McKinney (TX)

On-site
USD 86,800 - 165,200
Medical
Dental
Vision
+11
FPGA Electrical Engineer I (Onsite)
FPGA Electrical Engineer I (Onsite)

Raytheon • McKinney (TX)

On-site
USD 57,000 - 109,000
Relocation Eligible
Benefits package
FPGA Engineer I
FPGA Engineer I

Raytheon • Huntsville (AL)

On-site
USD 57,000 - 109,000
Medical
Dental
Vision
+11
Electrical Engineer II: FPGA - Onsite
Electrical Engineer II: FPGA - Onsite

RTX • Fort Wayne (IN)

On-site
USD 69,000 - 131,000
Medical, dental, vision insurance
Life insurance
Short/Long-term disability
+7