FPGA Engineer I

RTX

McKinney (AR)

On-site

USD 57,000 - 109,000

Full time

3 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Relocation assistance
Medical/dental/vision benefits
401(k) match
Paid time off

Job summary

RTX in McKinney, TX is seeking an FPGA Engineer I to provide full lifecycle support for FPGA designs, covering architecture, coding in VHDL/Verilog, and verification in a fast-paced, safety-focused environment.

The role is onsite in McKinney, with growth opportunities in MPD and exposure to cutting-edge defense technologies. A STEM degree and up to 2 years of related experience are typical requirements.

Qualifications

  • Typically requires a degree in STEM and less than 2 years of prior relevant experience.
  • Experience in FPGA/ASIC design or verification (VHDL/Verilog) with AMD/Xilinx, Altera, or Microchip devices.
  • Hands-on experience with integration and debugging FPGA/ASIC in a lab environment.
  • Experience with source code management, design reviews, and code release in a team development environment.

Responsibilities

  • Provide full lifecycle support of production quality FPGA designs for one or more major vendors and device families including: AMD (Xilinx), Altera, and Microchip (Microsemi).
  • Generate FPGA designs for gigabit serial interfaces, RF DSP, controls, data links, embedded processing and processor interfaces.
  • Assist with architecture development of FPGA-based systems to determine parts, interfaces, and CONOPS.
  • Design and code in VHDL for reliability and maintainability.
  • Support design verification utilizing self-checking techniques with directed and constrained random tests, while tracking functional and code coverage.
  • Understand and report execution status to the planned budget and schedule using an agile framework.
  • Create complete documentation including requirements, verification plan, and user’s guides.
  • Function as an individual contributor.
  • Clearly present your work product to leadership.
  • Engage in professional growth and development.

Skills

FPGA/ASIC design
SystemVerilog
Verilog coding
VHDL coding

Education

STEM degree
Advanced Electrical Eng. degree

Tools

AMD Vivado
Altera Quartus Pro
Libero

Job description

Date Posted: 2026-08-11

Country: United States of America

Location: US-TX-MCKINNEY-513WD ~ 2501 W University Dr ~ WING D BLDG

Position Role Type: Onsite

U.S. Citizen, U.S. Person, or Immigration Status Requirements: The ability to obtain and maintain a U.S. government issued security clearance is required. U.S. citizenship is required, as only U.S. citizens are eligible for a security clearance

Security Clearance Type: DoD Clearance: Secret

Security Clearance Status: Active and existing security clearance required after day 1

At Raytheon, the foundation of everything we do is rooted in our values and a higher calling - to help our nation and allies defend freedoms and deter aggression. We bring the strength of more than 100 years of experience and renowned engineering expertise to meet the needs of today's mission and stay ahead of tomorrow's threat. Our team solves tough, meaningful problems that create a safer, more secure world.

The Multi-Product Power & Digital (MPD) department designs FPGAs, circuit cards, and electronics subassemblies for a range of products including missiles/effectors, radars, and electronic warfare systems. The team leverages digital, analog, and power design skills to provide support throughout the product lifecycle from architecture and design through production and sustainment.

We are currently seeking an FPGA Engineer I to join our team.

This position is an onsite role, located in McKinney, TX.

What You Will Do
  • Provide full lifecycle support of production quality FPGA designs for one or more major vendors and device families including: AMD (Xilinx), Altera, and Microchip (Microsemi).
  • Generate FPGA designs for the following applications: gigabit serial interfaces, Radio Frequency (RF) DSP, controls, data links, embedded processing and processor interfaces.
  • Assist with architecture development of FPGA-based systems to determine parts, interfaces, and Concept of Operations (CONOPS).
  • Design and code in VHDL for reliability and maintainability.
  • Support design verification utilizing self-checking techniques with directed and constrained random tests, while tracking functional and code coverage.
  • Understand and report execution status to the planned budget and schedule using an agile framework.
  • Create complete documentation including requirements, verification plan, and user's guides.
  • Function as an individual contributor.
  • Clearly present your work product to leadership.
  • Engage in professional growth and development.
Qualifications You Must Have
  • Typically requires a degree in Science, Technology, Engineering or Mathematics (STEM) and less than 2 years of prior relevant experience.
  • Experience to include one or more of the following:
    • FPGA/ASIC design (VHDL and/or Verilog coding) or FPGA/ASIC verification (SystemVerilog coding)
    • Experience with AMD (Xilinx), Altera and/or Microchip (Microsemi) devices and with tools such as AMD Vivado, Altera Quartus Prime Pro or Libero.
    • Hands-on experience with integration and debug of FPGA/ASIC in a lab environment
    • Experience with source code management, design reviews, and code release in a team development environment.
Qualifications We Value
  • One or more advanced degrees in Electrical Engineering or a related Science, Technology, Engineering, or Mathematics (STEM) major. A suitable degree may be counted as 2 years of work experience.
  • FPGA/ASIC design experience in one or more of the following areas:
    • Embedded systems design using ARM, Microblaze, or NIOS processors
    • Gigabit serial interfaces and multi-gigabit transceivers (MGTs)
    • Constrained random verification in UVM using System Verilog
    • Experience with High Level Synthesis (HLS)
    • Experience with vector processors and/or GPUs
    • Experience with timing closure, clock domain crossing and reset domain crossing analysis, and constraint development.
  • Demonstrated ability to lead design efforts and/or small teams.
What We Offer

Our values drive our actions, behaviors, and performance with a vision for a safer, more connected world. At RTX we value: Trust, Respect, Accountability, Collaboration, and Innovation.

This position offers relocation based on candidate eligibility.

  • The salary range for this role is 57,200 USD - 108,800 USD. The salary range provided is a good faith estimate representative of all experience levels. RTX considers several factors when extending an offer, including but not limited to, the role, function and associated responsibilities, a candidate's work experience, location, education/training, and key skills.
  • Hired applicants may be eligible for benefits, including but not limited to, medical, dental, vision, life insurance, short-term disability, long-term disability, 401(k) match, flexible spending accounts, flexible work schedules, employee assistance program, Employee Scholar Program, parental leave, paid time off, and holidays. Specific benefits are dependent upon the specific business unit as well as whether or not the position is covered by a collective-bargaining agreement.
  • Hired applicants may be eligible for annual short-term and/or long-term incentive compensation programs depending on the level of the position and whether or not it is covered by a collective-bargaining agreement. Payments under these annual programs are not guaranteed and are dependent upon a variety of factors including, but not limited to, individual performance, business unit performance, and/or the company's performance.
  • This role is a U.S.-based role. If the successful candidate resides in a U.S. territory, the appropriate pay structure and benefits will apply.
  • RTX anticipates the application window closing approximately 40 days from the date the notice was posted. However, factors such as candidate flow and business necessity may require RTX to shorten or extend the application window.

As part of our commitment to maintaining a secure hiring process, candidates may be asked to attend select steps of the interview process in-person at one of our office locations, regardless of whether the role is designated as on-site, hybrid or remote .

RTX is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, age, disability or veteran status, or any other applicable state or federal protected class. RTX provides affirmative action in employment for qualified Individuals with a Disability and Protected Veterans in compliance with Section 503 of the Rehabilitation Act and the Vietnam Era Veterans' Readjustment Assistance Act.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

FPGA Engineer I
FPGA Engineer I

Socket.dev • McKinney (TX)

On-site
USD 85,000 - 110,000
FPGA Engineer I
FPGA Engineer I

Raytheon • McKinney (TX)

On-site
USD 57,000 - 109,000
401(k) match
FPGA Design Engineer II
FPGA Design Engineer II

Raytheon • Tucson (AZ)

On-site
USD 69,000 - 131,000
Relocation Assistance
9/80 Schedule
Senior FPGA Design Engineer
Senior FPGA Design Engineer

RTX • McKinney (TX)

On-site
USD 86,800 - 165,200
Relocation assistance
Senior FPGA Design Engineer
Senior FPGA Design Engineer

Raytheon • Tucson (AZ)

On-site
USD 87,000 - 165,000
Relocation Assistance
9/8 Schedule - every other Friday off!
Principal FPGA Engineer
Principal FPGA Engineer

Raytheon • McKinney (TX)

On-site
USD 90,000 - 120,000
FPGA Design Engineer II
FPGA Design Engineer II

Prattwhitney • Tucson (AZ)

On-site
USD 69,000 - 131,000
Relocation Assistance
9/80 Schedule
Medical
+4
FPGA Design Engineer II
FPGA Design Engineer II

RTX • Tucson (AZ)

On-site
USD 69,000 - 131,000
Relocation Assistance!
9/80 Schedule
Senior ASIC/FPGA Design Engineer
Senior ASIC/FPGA Design Engineer

Raytheon • McKinney (TX)

On-site
USD 86,000 - 166,000
Medical
Dental
Vision
+11
FPGA Engineer II
FPGA Engineer II

Prattwhitney • McKinney (TX)

On-site
USD 68,000 - 132,000
Medical, dental, vision, and life insurance
401(k) plan with employer matching
Flexible spending accounts