FPGA Design Engineer - Vivado Expert

Mercor

New York (NY)

On-site

USD 120,000 - 160,000

Full time

4 days ago
Be an early applicant
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Job summary

Mercor is seeking professionals with hands-on, real-world experience in FPGA and digital hardware design. You will work on Vivado-based projects under Windows, requiring you to be self-sufficient as we do not provide licenses or VMs.

The role focuses on FPGA design and verification, with emphasis on timing, RTL, and integration for Xilinx-based platforms. A strong practical mindset and ability to capture high-resolution screenshots for verification are valued.

Qualifications

  • Hands-on FPGA and digital hardware design experience.
  • Proficiency with RTL design and timing analysis.
  • Ability to work with Vivado on Windows without licenses or VMs.

Responsibilities

  • Develop and verify FPGA designs using Vivado on Windows.
  • Implement RTL, perform timing analysis, and verify functionality.
  • Prepare high-resolution screenshots for verification records.

Skills

FPGA design
RTL design

Tools

Vivado
Windows

Job description

Overview

We're looking for professionals with hands‑on, real‑world experience in specialized applications.

Application Expertise and Access

You must already have Vivado installed/available on your own PC running Windows, and be able to open it today. We do not provide software licenses, virtual machines, or hardware.

FPGA & Digital Hardware Design

- Vivado — on Windows

---

About These Applications

Vivado | AMD/Xilinx FPGA and SoC design, synthesis and timing | FPGA and RTL design and verification engineers |

Technology Requirement

Must be able to capture screenshots with more than 2.5 megapixels. Satisfy this in either of two ways.

Option A — a single high monitor. Any of these aspect ratios, at or above the resolution shown:

4:3 | 1826 × 1370 | 2048×1536

16:9 | 2109 × 1186 | 2560×1440 (QHD) · 3840×2160 (4K) · 5120×2880 (5K)

16:10 | 2000 × 1250 | 2240×1400 · 2560×1600 · 2880×1800

3:2 | 1937 × 1291 | 2160×1440 · 2256×1504 · 2736×1824 · 3000×2000

21:9 (ultrawide) | 2416 × 1036 | 2560×1080 · 3440×1440 · 3840×1600

MacBook Pro 14" (3024×1964) and 16" (3456×2234) built‑in displays qualify.

Option B — a dual‑monitor setup. Two displays side by side, captured as a single spanning image. Two 1920×1080+ monitors qualify. A single 1080p screen out of that pair does not.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

FPGA Design Engineer - Vivado Expert
FPGA Design Engineer - Vivado Expert

Obsidian • New York (NY)

On-site
USD 120,000 - 170,000
FPGA Design Engineer - Vivado Expert - AI Trainer
FPGA Design Engineer - Vivado Expert - AI Trainer

Mercor • Detroit (MI)

On-site
USD 90,000 - 130,000
FPGA Design Expert - Quartus II - AI Trainer
FPGA Design Expert - Quartus II - AI Trainer

Mercor • Detroit (MI)

On-site
USD 90,000 - 140,000
FPGA Design Expert - Quartus II
FPGA Design Expert - Quartus II

Obsidian • New York (NY)

On-site
USD 90,000 - 130,000
FPGA Design Engineer - Vivado Expert & RTL Innovator
FPGA Design Engineer - Vivado Expert & RTL Innovator

Obsidian • New York (NY)

On-site
USD 120,000 - 170,000
Vivado FPGA Design Engineer - Expert
Vivado FPGA Design Engineer - Expert

Mercor • New York (NY)

On-site
USD 120,000 - 160,000
Senior FPGA Designer & Vivado Expert - AI Trainer
Senior FPGA Designer & Vivado Expert - AI Trainer

Mercor • Detroit (MI)

On-site
USD 90,000 - 130,000
FPGA Development Engineer
FPGA Development Engineer

Imaging Business Machines, LLC • Birmingham (AL)

On-site
USD 90,000 - 130,000
Competitive salary
Benefits package
Opportunities for technical growth
Unreal Engine Specialist - Windows
Unreal Engine Specialist - Windows

Mercor • San Francisco (CA)

On-site
USD 60,000 - 120,000
FPGA Development Engineer
FPGA Development Engineer

Imaging Business Machines, LLC. • Birmingham (AL)

On-site
USD 90,000 - 130,000
Competitive salary
Ownership of FPGA designs
Collaborative team environment