FPGA Design Engineer (Level 3 or 4)

Northrop Grumman

Linthicum (MD)

On-site

USD 119,600 - 179,400

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Health insurance
Life and disability insurance
Paid time off (PTO)
Discretionary bonuses

Job summary

A defense technology firm in Linthicum, Maryland, is seeking a Principal/Sr. Principal Digital Design Engineer. This role involves developing digital logic designs for satellite operations and requires a Bachelor's degree in STEM with relevant experience. U.S. citizenship is necessary to obtain a DoD Top Secret clearance. The salary ranges from $119,600 to $179,400 for primary level and $149,300 to $223,900 for secondary level. Offered benefits include health insurance, life insurance, and PTO.

Qualifications

  • Bachelor's degree in STEM with 5 years of experience, or Master's with 3 years, or PhD with no experience.
  • Must be a U.S. citizen with ability to obtain DoD Top Secret clearance.
  • Experience with FPGA design and developing test plans is required.

Responsibilities

  • Develop digital logic designs for space applications.
  • Design and modify digital logic using Xilinx and Microsemi IDEs.
  • Simulate FPGA logic designs and support system validation.

Skills

Digital design
FPGA architecture
VHDL
MATLAB
Simulink

Education

Bachelor's in STEM discipline
Master’s Degree
PhD

Job description

Relocation assistance: None. Clearance required to start: No, but must be able to obtain and maintain a DoD Top Secret clearance. Travel: Yes, approximately 10% of the time.

Principal / Sr. Principal Digital Design Engineer

Location: Linthicum, Maryland. Eastern Engineering team.

This role is contingent upon award win with an anticipated start date of June 2026.

Roles and Responsibilities
  • Develop digital logic designs for space applications such as satellite command and control and sensor data processing.
  • Design, develop, create and modify digital logic designs implemented with Xilinx and Microsemi FPGA IDEs.
  • Simulate and verify FPGA logic designs, compliance requirements, and support validation at the system level.
  • Work with members of multi‑functional teams to develop innovative solutions.
  • Communicate clearly and effectively with cross‑functional team members.
  • Document design and analysis reports as well as test reports.
Level 3 FPGA Design Engineer Basic Qualifications
  • Bachelor's in STEM discipline with 5 years of related experience, or a Master’s Degree with 3 years of related experience, or a PhD with 0 years of related experience.
  • Experience designing, architecting, and using various FPGAs in processor designs (knowledge of VHDL or other high level language a plus).
  • Experience defining and executing development test plans and/or methods.
  • Must be a U.S. citizen.
  • No clearance required to start, but must have the ability to obtain and maintain a DoD Top Secret clearance.
Level 4 FPGA Design Engineer Basic Qualifications
  • Bachelor's in STEM discipline with 8 years of related experience, or a Master’s Degree with 6 years of related experience, or a PhD with 3 years of related experience.
  • Digital subsystem, ASIC, FPGA and/or digital board development experience and knowledge essential.
  • Candidate must have good communication skills, strong interpersonal skills, and good oral and written presentation skills.
  • Must be able to mentor and coach early career Engineers as needed.
  • Must be U.S. Citizen.
  • Must be able to obtain and maintain Secret or Top‑Secret level security clearance, per business requirements.
Preferred Skills
  • Active DoD Top Secret Clearance.
  • Experience translating customer requirements into functional block diagrams that can be realized as FPGAs or other digital logic circuit card assemblies.
  • Strong experience with MATLAB and Simulink modeling and programming.
  • Develops detailed specifications from high level design goals and performs analysis of the hardware, system environment and design goals to enable selection and implementation of the desired system topology.
  • Can clearly present assigned work at program technical reviews, proposals, or other technical meetings.
  • Possesses strong interpersonal skills to work effectively within a development team to understand system level inter‑dependencies and design constraints.
  • Conduct trade studies, identify and present alternate design options.
  • Experience with Systems Engineering principles.
Salary

Primary Level Salary Range: $119,600.00 - $179,400.00

Secondary Level Salary Range: $149,300.00 - $223,900.00

The above salary range represents a general guideline; however Northrop Grumman considers a number of factors when determining base salary offers such as the scope and responsibilities of the position and the candidate's experience, education, skills and current market conditions.

Benefits

Northrop Grumman provides a variety of benefits including health insurance coverage, life and disability insurance, savings plan, company‑paid holidays and paid time off (PTO) for vacation and/or personal business. Employees may be eligible for overtime, shift differential, discretionary bonuses, and long‑term incentives depending on position.

EEO and Other Legal Statements

Northrop Grumman is an Equal Opportunity Employer, making decisions without regard to race, color, religion, creed, sex, sexual orientation, gender identity, marital status, national origin, age, veteran status, disability, or any other protected class. For our complete EEO and pay transparency statement, visit the Northrop Grumman website. U.S. Citizenship is required for all positions with a government clearance and certain other restricted positions.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Electrical Engineer FPGA - Level 3/4 - Dulles
Electrical Engineer FPGA - Level 3/4 - Dulles

0909 SP - Orbital Space Systems • United States

On-site
USD 114,000 - 171,000
Comprehensive health insurance
Paid time off (PTO)
Discretionary bonuses
FPGA Design Engineer
FPGA Design Engineer

Northrop Grumman • Rolling Meadows (IL)

On-site
USD 96,000 - 145,000
Health insurance
Life insurance
Disability insurance
+3
FPGA Verification Engineer Level 3/4 - Linthicum
FPGA Verification Engineer Level 3/4 - Linthicum

Northrop Grumman • Linthicum (MD)

On-site
USD 119,000 - 224,000
Relocation assistance may be available
Travel opportunities 10% of the time
Electrical Engineer FPGA/ASIC - Level 3/4 - Dulles
Electrical Engineer FPGA/ASIC - Level 3/4 - Dulles

Northrop Grumman • Virginia (MN)

On-site
USD 114,000 - 171,000
Health insurance
Life and disability insurance
Paid time off
Principal/ Sr. Principal FPGA Design Engineer
Principal/ Sr. Principal FPGA Design Engineer

Northrop Grumman • Rolling Meadows (IL)

On-site
USD 119,000 - 180,000
Health insurance
Paid time off
Retirement savings plan
Principal FPGA/Sr. Principal FPGA Design Engineer
Principal FPGA/Sr. Principal FPGA Design Engineer

0090 CORP-Corporate Office • United States

On-site
USD 119,000 - 180,000
Health insurance
Life and disability insurance
Company paid holidays
+1
Engineer/ Principal Engineer Software - FPGA Developer
Engineer/ Principal Engineer Software - FPGA Developer

0090 CORP-Corporate Office • United States

On-site
USD 91,800 - 171,000
Flexible work arrangements
Comprehensive employee benefits package
Principal Engineer Digital FPGA/Sr. Principal Engineer Digital FPGA (Level 3/4)
Principal Engineer Digital FPGA/Sr. Principal Engineer Digital FPGA (Level 3/4)

0090 CORP-Corporate Office • United States

On-site
USD 125,000 - 188,000
Medical, Dental & Vision coverage
401(k)
Educational Assistance
+5
FPGA Design Engineer
FPGA Design Engineer

0090 CORP-Corporate Office • United States

On-site
USD 96,000 - 145,000
Health insurance
Life and disability insurance
Paid time off
Principal FPGA Digital Engineer - 3
Principal FPGA Digital Engineer - 3

Northrop Grumman • Chandler (AZ)

On-site
USD 108,000 - 163,000
Relocation assistance
Discretionary bonus
Long-term incentives