DRAM Power Architect (MTS)

1000 Micron Technology, Inc.

Boise (ID)

On-site

USD 120,000 - 180,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Medical plan
Dental plan
Vision plan
Paid time off
Paid holidays

Job summary

Micron Technology, Inc. is seeking an engineer to define and optimize DRAM power behavior from device to system levels.

You will work with architecture, design, product, and system teams to analyze power consumption, build models, and influence decisions that improve performance and efficiency. The role emphasizes data-driven analysis, modeling, and tool development to support power targets and feature evaluations across multiple DRAM platforms.

Qualifications

  • Experience with semiconductor, memory, or system architecture analysis.
  • Knowledge of DRAM operation, power consumption, and performance tradeoffs.
  • Experience with data analysis, modeling, simulation, or tool development for engineering applications.
  • Ability to communicate technical concepts across engineering teams.

Responsibilities

  • Analyze system- and customer-level DRAM power requirements and translate to power modeling.
  • Perform DRAM power analysis, including IDD characterization and workload-based modeling.
  • Develop and apply power models, methodologies, and tools.
  • Support power target definition and feature evaluation balancing power, performance, and efficiency.
  • Collaborate with cross-functional teams to validate results and communicate findings.

Skills

Data analysis
Modeling
Simulation
Tool development
Communication

Education

Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, or related field
Master’s or PhD preferred

Job description

Overview

Our vision is to transform how the world uses information to enrich life for all. Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. Join our DRAM Architecture team and help shape the future of memory technology. We are focused on delivering innovative, power-efficient DRAM solutions that enable next-generation computing platforms. Our team combines deep technical expertise with collaborative problem-solving to tackle sophisticated challenges and drive meaningful product improvements. In this role, you will contribute to defining and optimizing DRAM power behavior from the device level through the system level. You will work closely with architecture, design, product, and system teams to analyze power consumption, develop models, and influence key decisions that improve performance and efficiency. This position is ideal for someone who enjoys applying analytical thinking to real-world engineering challenges and translating data into actionable insights.

Responsibilities
  • Analyze system- and customer-level DRAM power requirements and translate them into power modeling and evaluation activities
  • Perform DRAM power analysis, including IDD characterization and workload-based modeling, to identify optimization opportunities
  • Develop and apply power models, methodologies, and tools to assess DRAM architecture and system behavior
  • Support power target definition and feature evaluation to balance power, performance, and efficiency objectives
  • Collaborate with cross-functional teams to validate results, benchmark competitive products, and communicate technical findings
Minimum Qualifications
  • Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical field
  • Experience with semiconductor, memory, or system architecture analysis
  • Knowledge of DRAM operation, power consumption mechanisms, and performance tradeoffs
  • Experience with data analysis, modeling, simulation, or tool development for engineering applications
  • Ability to communicate technical concepts and findings effectively across engineering teams
Preferred Qualifications
  • Master’s degree or PhD in Electrical Engineering, Computer Engineering, Computer Science, or a related field
  • Experience with DRAM power modeling, IDD analysis, memory architecture, or system-level power evaluation
  • Experience developing automation, analytical tools, or methodologies to improve engineering efficiency
  • Familiarity with industry benchmarking, competitive analysis, and power-performance optimization techniques
  • Experience using AI-assisted analytics to enhance data interpretation, anomaly detection, and yield improvement initiatives
Benefits

Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on micron.com/careers/benefits.

Equal Opportunity Employment

Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws. Micron prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards. Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

DRAM Power Architect (MTS)
DRAM Power Architect (MTS)

Micron • Boise (ID)

On-site
USD 120,000 - 180,000
Medical, dental and vision plans
Income protection & paid family leave
Paid time off & holidays
DRAM Power Architect (MTS)
DRAM Power Architect (MTS)

Micron Technology, Inc • Boise (ID)

On-site
USD 120,000 - 180,000
Medical plan
Dental plan
Vision plan
+2
DRAM Power Architect (MTS)
DRAM Power Architect (MTS)

Micron Technology • Boise (ID)

On-site
USD 120,000 - 180,000
Medical plan
Paid time off
Retirement benefits
DRAM Power Engineer
DRAM Power Engineer

1000 Micron Technology, Inc. • Boise (ID)

On-site
USD 120,000 - 150,000
Medical, dental and vision plans
Paid time-off
Paid holidays
DRAM Power Architect, DEG
DRAM Power Architect, DEG

1000 Micron Technology, Inc. • Boise (ID)

On-site
USD 140,000 - 190,000
Medical, dental and vision plans
Paid time off
Paid holidays
+1
DRAM Power Architect, DEG
DRAM Power Architect, DEG

Micron Technology, Inc • Boise (ID)

On-site
USD 120,000 - 190,000
Medical, Dental & Vision
Paid Time Off
Paid Holidays
DRAM Power Engineer
DRAM Power Engineer

Micron Technology, Inc • Boise (ID)

On-site
USD 120,000 - 160,000
DRAM Power Engineer
DRAM Power Engineer

Micron Technology • Boise (ID)

On-site
USD 120,000 - 150,000
Medical plans
Dental plans
Vision plans
+1
DRAM Power Architect, DEG
DRAM Power Architect, DEG

Micron Technology • Boise (ID)

On-site
USD 130,000 - 180,000
Medical, dental and vision plans
Paid time off
Paid holidays
DRAM Architect – Principal Engineer | MTS - TPG
DRAM Architect – Principal Engineer | MTS - TPG

Micron Technology, Inc • Boise (ID)

On-site
USD 120,000 - 150,000
Medical, dental, and vision plans
Paid family leave
Robust paid time-off program