Design Engineer- (Standard and Custom Cell Characterization) -HBM

Micron Technology Inc; Richardson (TX); On-site; USD 120,000 - 150,000; Full time

Job summary

Micron Technology Inc seeks a Design Infrastructure Engineer to build scalable characterization infrastructure for standard and custom cells across HBM and other product lines. You will enable robust Liberty model generation, SPICE validation, and multi-node MCMM flows that influence timing and power targets.

Collaborate with design, CAD, and verification teams across process technologies to tackle variability and reliability while driving silicon correlation and signoff readiness for

Qualifications

• Bachelor’s or Master’s Degree in Electrical Engineering or related field.
• Strong fundamentals in CMOS digital and mixed-signal circuit development, device physics, and PVT variation.
• Experience with Liberty modeling (CCS/ECSM or equivalent) and SPICE-based simulation; STA flows.

Responsibilities

• Develop and sustain scalable infrastructure for standard cell and custom cell characterization across MCMM spaces.
• Build automated flows for multi-corner, multi-mode characterization and Liberty model generation.
• Collaborate across process technologies to address variability, aging, and reliability for HBM products.
• Lead debug, validation, and continuous improvement to ensure signoff readiness and data quality.

Skills

CMOS digital design

Mixed-signal design

Device physics

PVT variation analysis

STA timing analysis

Automation scripting

Education

Bachelor’s or Master’s Degree in Electrical Engineering

Tools

Liberty modeling (CCS/ECSM)

SPICE-based simulation

Python/Perl/Tcl scripting

Job description

Our vision is to transform how the world uses information to enrich life for all.

Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

The Heterogeneous Integration Group (HIG) within Micron's Technology and Products Group (TPG) leads the development of High Bandwidth Memory (HBM) solutions for AI and ML applications. Our modern builds use Through Silicon Via (TSV) technology. We stack multiple DRAM chips on a high-speed memory controller with a coordinated logic chip in one package. This new way improves memory density and bandwidth through parallelization. It aims to deliver the lowest power per bit solutions in the industry.

Micron is seeking a Design Infrastructure Engineer to build, enable, and scale characterization infrastructure and deliver generated IP to multiple advanced memory and logic developments.

This position includes characterizing both standard and custom cells across various process technologies. These encompass Micron internal nodes as well as external foundries, such as TSMC. The position supports multiple HBM product lines, including HBM DRAM dies, Logic dies (JEDEC and custom variants), and advanced 3D HBM architectures.

You will work where circuit build, EDA infrastructure, and silicon validation readiness meet. You will develop robust, scalable, and high-quality characterization flows. These flows directly affect timing closure, power modeling, and product quality for next-generation HBM programs.

Responsibilities:

• Develop and sustain scalable infrastructure for standard cell and custom cell characterization, encompassing timing, power, noise, and signal integrity modeling.
• Build reusable, automated flows that support multi-corner, multi-mode (MCMM) characterization across extensive PVT spaces. Develop robust Liberty model generation, validation, and regression frameworks to ensure high-quality results for downstream design and signoff flows.
• Enable characterization across diverse process technologies, including Micron internal nodes and external foundries such as TSMC. Address technology-specific challenges such as variability, layout-dependent effects, aging, and reliability, and promote consistent approaches that allow seamless portability and standardization across multiple process nodes.
• Support characterization requirements across various HBM product verticals, including core dies and multiple custom base dies. Also support emerging advanced HBM architectures. Collaborate closely with design teams to develop characterization requirements for specialized circuit classes like TSV interfaces, PHY-critical paths, and high-speed datapath elements. Ensure these align with system-level performance and power targets.
• Integrate characterization flows into broader build and verification ecosystems by partnering with design, verification, and CAD teams. Drive improvements in model accuracy, turnaround time, and silicon correlation while establishing standard processes for corner definition, quality metrics, and data consistency across IPs and programs.
• Lead debug, validation, and continuous improvement efforts by root-causing mismatches between SPICE, extracted views, STA, and silicon behavior. Develop metrics, dashboards, and automated checks to ensure completeness, adaptability, and quality of characterization data, enabling reliable signoff and scalable deployment across future HBM programs.

Minimum Qualifications:

• Bachelor's or Master’s Degree or equivalent experience in Electrical Engineering or a related field, along with strong fundamentals in CMOS digital and mixed-signal circuit development, device physics, and PVT variation.
• Practical experience with standard or custom cell characterization procedures—including Liberty modeling (CCS/ECSM or equivalent) and SPICE-based simulation is essential.
• A solid understanding of STA flows and timing libraries, combined with proficiency in scripting languages such as Python, Perl, or Tcl for automation, is required.

Preferred Qualifications:

• Experience in SiliconSmart or PrimeLib is preferred.
• Experience working across multiple semiconductor process technologies is highly desirable.
• Experience in HBM, DRAM, or high-speed interface development is preferred, particularly in environments involving advanced foundry PDKs such as TSMC nodes.
• Familiarity with high-speed PHY development, TSV-aware considerations, and advanced modeling topics such as signal integrity, EMIR effects, aging, and reliability will differentiate candidates.
• Prior exposure to infrastructure or methodology development—beyond just using characterization flows is strongly valued, as this role requires building scalable solutions rather than implementing predefined flows.
• Good understanding of Agentic AI or willingness to learn Agentic AI to help develop efficient workflow.

As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on micron.com/careers/benefits.

Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.

To learn about your right to work click here.

To learn more about Micron, please visit micron.com/careers

For US Sites Only: To request assistance with the application process and/or for reasonable accommodations, please contact Micron’s People Organization at [e-mail] or 1-800-336-8918 (select option #3)

Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.

Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.

AI alert: Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification.

Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.