CST Application Engineer Intern - Silicon

Cadence

San Jose (CA)

Presencial

USD 40.000 - 73.000

Jornada completa

hace 43 horas
Sé de los primeros/as/es en solicitar esta vacante
Generador de candidaturas

Convierte este puesto en una entrevista — un currículum y una carta de presentación creados pensando en lo que quiere el empleador.

Supera los filtros ATS

Ventajas ofrecidas por este puesto de trabajo

401(k) plan with employer match
Paid holidays

Descripción de la vacante

Cadence offers a three-month summer 2027 internship in San Jose, CA, within the Customer Success Team. You will work with leading EDA tools and experts on silicon design, digital/analog IC design, and AI-enabled design flows.

The program emphasizes hands-on training, cross-team collaboration, and exposure to hardware emulation and design services. The cohort-based program runs summer 2027 with mentors and engineers guiding you through multiple design domains and real-world projects, preparing

Formación

  • Rising senior pursuing a bachelor’s degree in electrical engineering, computer engineering, or another STEM discipline.
  • Experience with electronic design automation (EDA), foundational silicon, package or board design, or AI use cases is preferred.
  • Candidates must be able to manage multiple complex assignments and demonstrate strong communication, presentation, assessment, and analytical skills.

Responsabilidades

  • Three-month cohort-based internship program with hands-on training across system and package design; IC design and simulation; physical design and analog layout; verification; hardware emulation; and AI applications.
  • Learn from technical experts and application engineers who support Cadence’s customers.

Conocimientos

Unix
C/C++
Python
Perl
Tcl
Embedded software
Hardware/software co-design
Digital design
Analog design
AI in design

Educación

Bachelor’s degree in Electrical Engineering
Bachelor’s degree in Computer Engineering

Herramientas

EDA tools

Descripción del empleo

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Are you currently enrolled in a STEM, electrical engineering, or computer engineering program and seeking an exciting summer 2027 internship with a leading Silicon Valley technology company? Join the Cadence Design Systems Customer Success Team (CST), where you will work with industry-leading electronic design automation (EDA) tools and collaborate with technical experts in a dynamic, innovative environment focused on silicon design, systems development, and design automation. You will gain insight into leading-edge silicon and systems technologies, learn how a global technology company operates, and experience how technical teams solve complex engineering challenges.

Cadence is a global leader in electronic design, building on more than 35 years of computational software expertise. Through its Intelligent System Design strategy, Cadence delivers software, hardware, and intellectual property that transform silicon and electronic design concepts into reality.

Cadence serves many of the world’s most innovative companies, enabling extraordinary electronic products—from chips and boards to complete systems—for dynamic markets including consumer electronics, hyperscale computing, 5G communications, automotive, aerospace, industrial, and healthcare.

At Cadence, we hire and develop leaders and innovators who are committed to advancing technology and making a meaningful global impact.

Where is the internship located?

San Jose, California

What does the internship offer?

Interns will participate in a three-month, cohort-based program alongside peers from across the United States. The program provides hands‑on training in applications supporting system and package design; digital and analog IC design and simulation; physical design and analog layout; advanced verification; hardware emulation; and the application of artificial intelligence across these disciplines. Interns will also learn from technical experts and application engineers who provide design services, technical sales support, and customer support to Cadence’s most advanced customers.

The Cohort-based Program Provides Experience In The Following Areas
  • Fundamentals of design, verification, synthesis, and timing analysis
  • Embedded software development and hardware/software co-design and co-verification
  • UNIX, C/C++, and scripting languages such as Perl, Tcl, and Python
  • Digital physical design and implementation for silicon and systems
  • Analog physical design and implementation for silicon
  • Signoff analysis for timing, IR drop, power, and signal integrity
  • Application of artificial intelligence to enhance design flows and methodologies
How long is the internship?

The internship is a three-month program scheduled for summer 2027.

Position Requirements

The ideal candidate is a rising senior pursuing a bachelor’s degree in electrical engineering, computer engineering, or another STEM discipline at an accredited university. Experience with electronic design automation (EDA), foundational silicon, package or board design, or AI use cases is preferred. Candidates must be able to manage multiple complex assignments and demonstrate strong communication, presentation, assessment, and analytical skills.

We’re doing work that matters. Help us solve what others can’t.

Company Description

At Cadence, our core values are more than just words, they are the way we work, laugh, debate, care, question, and innovate together. We are One Cadence—One Team.

Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation (EDA) company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers to create revolutionary products and experiences. Our team’s shared passion for solving the world’s toughest technical challenges makes us proud to be part of Cadence. Our unique culture has been recognized on FORTUNE Magazine’s 100 Best Companies to Work For list and garnered accolades from Great Place To Work Institute around the globe.

The annual salary range for Cali fornia is $28.60 to $53.12 an hour. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid holidays and 401(k) plan with employer match.

We’re doing work that matters. Help us solve what others can’t.

Consigue la evaluación confidencial y gratuita de tu currículum.

o arrastra y suelta tu archivo aquí

Similar jobs

Puestos de trabajo similares que vale la pena comparar

CST Application Engineer Intern - Silicon
CST Application Engineer Intern - Silicon

Cadence Design Systems • San Jose (CA)

Presencial
USD 39.000 - 73.000
Paid holidays
401(k) plan with employer match
CST Application Engineer Intern - Physical Systems
CST Application Engineer Intern - Physical Systems

Cadence Design Systems • San Jose (CA)

Presencial
USD 59.000 - 111.000
Paid holidays
401(k) plan with employer match
CST Application Engineer
CST Application Engineer

Cadence Design Systems, Inc. • Austin (TX)

Presencial
USD 60.000 - 90.000
Intern - Characterization and Support (Fall 2026)
Intern - Characterization and Support (Fall 2026)

Cadence • San Jose (CA)

Presencial
USD 55.000 - 95.000
Intern - Characterization and Support (Fall 2026)
Intern - Characterization and Support (Fall 2026)

Cadence Design Systems • San Jose (CA)

Presencial
USD 55.000 - 95.000
Intern Characterization and Support Fall 2026
Intern Characterization and Support Fall 2026

Cadence • San Jose (CA)

Presencial
USD 55.000 - 95.000
Bonus
Equity
Benefits
CST Application Engineer
CST Application Engineer

Cadence Design Systems • Burlington (MA), Northern (KY)

Presencial
USD 74.000 - 138.000
Null
CST Application Engineer - Physical Systems
CST Application Engineer - Physical Systems

Cadence Design Systems • Livonia (MI)

Presencial
USD 78.000 - 146.000
401(k) match
Employee stock purchase plan
Medical/dental/vision plans
Principal EDA Software Engineer (C++, Characterization)
Principal EDA Software Engineer (C++, Characterization)

Cadence Design Systems, Inc. • San Jose (CA)

Presencial
USD 137.000 - 254.000
Paid vacation and holidays
401(k) plan with employer match
Employee stock purchase plan
Application Engineer, RTL2GDS Sr Director
Application Engineer, RTL2GDS Sr Director

Cadence Design Systems • San Jose (CA)

Presencial
USD 210.000 - 390.000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+2