Enable job alerts via email!

Cellular SOC Design Verification Engineer

Apple

Sunnyvale (CA)

On-site

USD 143,000 - 265,000

Full time

30+ days ago

Boost your interview chances

Create a job specific, tailored resume for higher success rate.

Job summary

Join a forward-thinking company as a Cellular SOC Design Verification Engineer, where you will lead the verification of innovative SOCs. This role offers the chance to work on cutting-edge projects, collaborating with cross-functional teams to enhance cellular systems. You will engage in crafting verification plans, implementing methodologies, and utilizing your programming skills in SystemVerilog, Python, and C++. With a focus on quality and efficiency, you will help push the boundaries of technology, ensuring the best product experience for customers worldwide. If you thrive in a dynamic environment and are eager to tackle diverse challenges, this opportunity is perfect for you.

Benefits

Comprehensive medical and dental coverage
Retirement benefits
Discounted products and free services
Educational reimbursement
Discretionary bonuses
Employee stock purchase plan

Qualifications

  • Minimum 3 years of experience in SOC design verification.
  • Strong knowledge of digital design and programming skills.

Responsibilities

  • Verify sophisticated SOCs and integrate multiple IP-level DV environments.
  • Create verification plans and architect reusable test benches.

Skills

Object Oriented Programming
Digital Design
Problem-solving skills
Communication skills

Education

BS in relevant field
MSEE or MSCS

Tools

SystemVerilog
Python
C++

Job description

Cellular SOC Design Verification Engineer

Sunnyvale, California, United States Hardware

Summary

Posted: Oct 30, 2024

Role Number: 200575714

Do you have a passion for invention and self-challenge? This position allows you to be a part of one of the most innovative and key projects that Apple’s Silicon Engineering Group has embarked upon to date. As part of our team, you will have the opportunity to take the lead and contribute to verifying a set of sophisticated SOCs. This team will allow you to integrate multiple sophisticated IP-level DV environments, craft highly reusable outstanding UVM TB, implement effective coverage-driven and directed test cases, deploy new tools, and implement methodologies to improve the quality of tape-out readiness. By collaborating with other product development groups across Apple, you can push the industry boundaries of what cellular systems can do and improve the product experience for our customers across the world! You will be able to learn all aspects of a large-scale SOC, different types of SOC architecture, many high-speed layered protocols, the industry’s standard methodologies on low-power architecture, outstanding DV methodology, verification on accelerated platforms, knowledge of Cellular protocol, FW-HW interactions, complexities of multi-chip SOC debug architecture, etc. As a Design Verification Engineer on our team, you'll be at the center of the verification effort within our silicon design group responsible for crafting and productizing innovative Cellular SoCs! This position requires someone comfortable with all areas of SoC design verification engineering. Someone who thrives in a dynamic multi-functional organization, someone who is not afraid to debate ideas openly, and is flexible enough to shift in constantly evolving requirements.

Description

Understand details of High-Efficiency SOC Architecture, standard SOC peripherals such as SPI, I2C, UART, Timer, DMA, memory management schemes, low power spec, multi-processor systems, DDR, PCIe, Memory Controller Sub Systems, USB, PLL, power up, Secured Boot schemes. Build coverage-driven verification plans from specifications, and review and refine them to achieve coverage targets. Create IP level module and sub-system verification plan, TB, portable test benches, sequences, and test infrastructure. Architect UVM-based highly reusable test benches and integrate sophisticated multi-instance VIPs, sub-system test benches, and test suites to SOC level, achieve targeted coverage, and work with design, architecture, SW, FW, and external IP delivery teams to efficiently integrate and verify overall SOC design. Work closely with DV methodology architects to improve verification flow.

Minimum Qualifications

  1. BS with a minimum of 3 years of relevant experience.
  2. Experience in Object Oriented Programming.
  3. Experience in Digital Design.

Preferred Qualifications

  1. MSEE, MSCS or beyond is preferred.
  2. Experience in Computer Architecture, Networking Protocols.
  3. Programming experience in SystemVerilog, Python, C++ Should be a great teammate with excellent communication and problem-solving skills and the desire to seek diverse challenges.

Pay & Benefits

At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $143,100 and $264,200, and your base pay will depend on your skills, qualifications, experience, and location.

Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation.

Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.

Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.

Similar jobs

Cellular SOC Design Verification Engineer - Entry Level

Apple

Sunnyvale

On-site

USD 121,000 - 184,000

30+ days ago

Staff Design Verification Engineer

GreenWave™ Radios

San Jose

On-site

USD 140,000 - 225,000

30+ days ago

PHY Verification Engineer/Lead

HaylieRead Interior Design

San Jose

On-site

USD 150,000 - 200,000

30+ days ago