ASIC Physical Design Engineer — Synthesis and Timing – (Associate or Experienced)

Boeing

El Segundo (CA)

On-site

USD 99,000 - 162,000

Full time

45 hours ago
Be an early applicant
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Job summary

Boeing is hiring an ASIC Physical Design Engineer — Synthesis and Timing at the El Segundo facility. You will own parts of the full physical design flow—from synthesis through tapeout—working with architecture, RTL, verification, and external partners on mission-critical space applications.

The role requires strong experience in synthesis, STA and timing convergence, plus scripting and FLOSS tool expertise.

Qualifications

  • This position requires US citizenship with the ability to obtain a clearance.
  • Bachelor of Science in Engineering or related field.
  • 1+ years in synthesis and static timing analysis (STA).
  • Solid timing convergence, constraint generation/management knowledge.
  • Familiarity with DFT, UPF/CPF, ECOs and signoff flows.
  • Experience with industry-standard EDA tools for synthesis/STA/EC.
  • Scripting in Tcl, Python or Perl for flow automation.
  • Strong analytical, problem-solving and communication skills.

Responsibilities

  • Drive frontend and backend implementation including synthesis and timing.
  • Ensure clean netlist handoffs and convergence with RTL/verification teams.
  • Support chip-level integration, timing closure and tapeout activities.
  • Contribute to methodology, automation, and flow documentation.
  • Troubleshoot cross-domain timing issues and propose fixes.

Skills

Synthesis
STA
Timing convergence
DFT/UPF/CPF
ECO implementation
EDA tools
Scripting (Tcl/Python/Perl)
Floorplanning
Signoff flows

Education

Bachelor's degree in Engineering

Tools

EDA tools suite

Job description

Job Description

At Boeing, we innovate and collaborate to make the world a better place. We’re committed to fostering an environment for every teammate that’s welcoming, respectful and inclusive, with great opportunity for professional growth. Find your future with us.

Job Description

At Boeing, we innovate and collaborate to make the world a better place. We’re committed to fostering an environment for every teammate that’s welcoming, respectful and inclusive, with great opportunity for professional growth. Find your future with us.

Boeing Space, Intelligence & Weapons Systems has an exciting opportunity for multiple ASIC Physical Design Engineers – Synthesis and Timing to join us as part of our Boeing Electronic Products team at the heart of Boeing’s products to support advanced digital subsystem development in an aerospace environment in El Segundo, CA.

Position Overview

We are hiring an ASIC Physical Design Engineer — Synthesis and Timing to help implement advanced SoCs used in mission-critical satellite and space applications. You will own portions of the full physical design flow—from synthesis and STA through ECOs and tapeout—collaborating closely with architecture, RTL, verification and outside companies.

Key Responsibilities
  • Help in driving frontend and backend implementation including synthesis, equivalence checking, floor-planning, timing constraints, timing and power convergence, and ECO implementation
  • Ensure clean netlist handoffs and predictable convergence by partnering with RTL, verification, DFT, and backend partner companies
  • Support chip‑level integration, top‑level timing closure, signoff readiness, and tapeout activities
  • Contribute to methodology, automation, tool evaluations, and flow documentation
  • Troubleshoot complex cross‑domain timing issues and propose robust, repeatable fixes

Boeing continuously shapes the future of aerospace and space systems, advancing U.S. leadership in space while amplifying human creativity and intelligence. As a Boeing engineer, you’ll join a diverse, collaborative team solving high‑impact challenges in complex semiconductor design. If you value a company that supports strong work–life balance and meaningful technical work, Boeing is the place to be.

This position is expected to be 100% onsite. The selected candidate will be required to work onsite at the listed location.

Basic Qualifications (Required Skills/Experience)
  • This position requires the ability to obtain a US Security Clearance for which the US Government requires US Citizenship as a condition of employment. An interim and/or final U.S. Secret Clearance Post-Start is required.
  • Bachelor of Science degree in Engineering (with a focus in Electrical, Mechanical or Aeronautical), Computer Science, Data Science, Mathematics, Physics, Chemistry or non-US equivalent qualifications directly related to the work statement
  • 1+ years of practical experience in synthesis and static timing analysis (STA)
  • Solid understanding of timing convergence, constraints generation/management, and logic synthesis at block or full‑chip level
  • Familiarity with DFT, UPF/CPF power intent, ECO implementation, and signoff flows
  • Experience with industry-standard EDA tools for synthesis, STA, and equivalence checking
  • Proficiency in scripting (Tcl, Python, Perl) for flow automation and analysis
  • Strong analytical, problem‑solving, and communication skills
Preferred Qualifications (Desired Skills/Experience)
  • Experienced, Level 3: 5+ years of related engineering experience
  • Bachelor’s Degree or Master’s Degree in EE, Computer Engineering/Science, or related field
  • Active U.S. Secret Security Clearance
  • Experience with large, timing‑challenging ASIC blocks and cross‑domain timing convergence
  • Hands‑on experience across the complete physical design flow (synthesis, floorplanning, P&R, CTS, STA, physical verification)
  • Background in radiation‑hardened or space‑qualified ASIC design
  • Experience working in multi‑disciplinary teams, vendors and with external Backend partners
  • Familiarity with industry-standard tools and methodologies
Conflict of Interest

Successful candidate for this job must satisfy the Company’s Conflict of Interest (COI) assessment process.

Typical Education/Experience

Associate, Level 2: Education/experience typically acquired through advanced technical education from an accredited course of study in engineering, computer science, mathematics, physics or chemistry (e.g. Bachelor) and typically 2 or more years' related work experience or an equivalent combination of technical education and experience (e.g. Master). In the USA, ABET accreditation is the preferred, although not required, accreditation standard.

Experienced, Level 3: Education/experience typically acquired through advanced technical education from an accredited course of study in engineering, engineering technology (includes manufacturing engineering technology), computer science, engineering data science, mathematics, physics or chemistry (e.g. Bachelor) and typically 5 or more years' related work experience or an equivalent combination of technical education and experience or non-US equivalent qualifications. In the USA, ABET accreditation is the preferred, although not required, accreditation standard.

Relocation

This position offers relocation based on candidate eligibility. Note: Basic relocation will be offered for eligible internal candidates.

Drug Free Workplace

Boeing is a Drug Free Workplace where post offer applicants and employees are subject to testing for marijuana, cocaine, opioids, amphetamines, PCP, and alcohol when criteria is met as outlined in our policies.

Shift Work

This position is for 1st shift.

Total Rewards

At Boeing, we strive to deliver a Total Rewards package that will attract, engage and retain the top talent. Elements of the Total Rewards package include competitive base pay and variable compensation opportunities.

The Boeing Company also provides eligible employees with an opportunity to enroll in a variety of benefit programs, generally including health insurance, flexible spending accounts, health savings accounts, retirement savings plans, life and disability insurance programs, and a number of programs that provide for both paid and unpaid time away from work.

The specific programs and options available to any given employee may vary depending on eligibility factors such as geographic location, date of hire, and the applicability of collective bargaining agreements.

Pay is based upon candidate experience and qualifications, as well as market and business considerations.

Summary pay range for Associate, (Level 2): $98,600 - $133,400

Summary pay range for Experienced, (Level 3): $119,850 - $162,150

Applications for this position will be accepted until Oct. 24, 2026.

Export Control Requirements

This is not an Export Control position.

Education

Bachelor's Degree or Equivalent Required

Relocation

This position offers relocation based on candidate eligibility.

Security Clearance

This position requires the ability to obtain a U.S. Security Clearance for which the U.S. Government requires U.S. Citizenship. An interim and/or final U.S. Secret Clearance Post-Start is required.

Visa Sponsorship

Employer will not sponsor applicants for employment visa status.

Shift

This position is for 1st shift

Equal Opportunity Employer

Boeing is an Equal Opportunity Employer. Employment decisions are made without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, physical or mental disability, genetic factors, military/veteran status or other characteristics protected by law.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

ASIC Design Engineers — Design-for-Test (DFT) & Physical Design (Synthesis and Timing) – (Experienced, Lead, or Senior)
ASIC Design Engineers — Design-for-Test (DFT) & Physical Design (Synthesis and Timing) – (Experienced, Lead, or Senior)

Boeing Co. • Mountain View (CA)

On-site
USD 146,000 - 239,000
ASIC/FPGA Design and Verification Engineer - (Lead, Senior, or Principal)
ASIC/FPGA Design and Verification Engineer - (Lead, Senior, or Principal)

Boeing • Albuquerque (NM)

On-site
USD 165,000 - 230,000
ASIC / FPGA Digital Design Engineer – (Lead or Senior)
ASIC / FPGA Digital Design Engineer – (Lead or Senior)

Boeing • El Segundo (CA)

On-site
USD 165,000 - 223,000
ASIC / FPGA Digital Design Engineer – (Associate or Experienced)
ASIC / FPGA Digital Design Engineer – (Associate or Experienced)

Boeing Co. • El Segundo (CA)

On-site
USD 99,000 - 162,000
Design-for-Test (DFT) Engineer — ASIC Backend – (Associate, Experienced, or Lead)
Design-for-Test (DFT) Engineer — ASIC Backend – (Associate, Experienced, or Lead)

Boeing • El Segundo (CA)

On-site
USD 99,000 - 198,000
Relocation offered
Competitive base pay
Total Rewards package
ASIC/FPGA Design and Verification Engineer – Space Electronics - MTV (Associate, Experienced, or Lead)
ASIC/FPGA Design and Verification Engineer – Space Electronics - MTV (Associate, Experienced, or Lead)

The Boeing Company • Mountain View (CA)

On-site
USD 99,000 - 198,000
ASIC/FPGA Design and Verification Engineer – Space Electronics – (Senior or Principal) - MTV
ASIC/FPGA Design and Verification Engineer – Space Electronics – (Senior or Principal) - MTV

The Boeing Company • Mountain View (CA)

On-site
USD 190,000 - 260,000
ASIC / FPGA Digital Design Engineer – (Lead or Senior)
ASIC / FPGA Digital Design Engineer – (Lead or Senior)

The Boeing Company • El Segundo (CA)

On-site
USD 165,000 - 223,000
ASIC Subsystem Engineer (Mid-level or Lead)
ASIC Subsystem Engineer (Mid-level or Lead)

Boeing • El Segundo (CA)

On-site
USD 120,000 - 198,000
9/80 schedule
Onsite work
Relocation assistance
ASIC/FPGA Design and Verification Engineer – Space Electronics – (Senior or Principal) - MTV
ASIC/FPGA Design and Verification Engineer – Space Electronics – (Senior or Principal) - MTV

Boeing • Mountain View (CA)

On-site
USD 165,000 - 267,000