ASIC Methodology Engineer

Qualcomm

Santa Clara (CA)

On-site

USD 153,200 - 229,800

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Qualcomm Technologies, Inc. in San Diego or Santa Clara, CA, seeks a member of the DTECH Methodology team to enable a state‑of‑the‑art design analytics platform and drive improvements in power, performance, and area.

You will collaborate with core and SOC teams, applying STA tools such as PrimeTime and Tempus, and contribute to ASIC/VLSI flows to optimize design quality and reliability.

Qualifications

  • MS/PhD in Electrical Engineering or Computer Science with 1–2 years of ASIC/VLSI tool experience.
  • Strong Python programming skills.
  • Hands-on experience with static timing analysis (STA) tools, e.g. PrimeTime and Tempus.
  • Problem-solving and analytical mindset.
  • Bachelor's degree and 4+ years in ASIC design/verification.
  • Master's degree and 3+ years in ASIC design/verification.
  • PhD and 2+ years in related work.

Responsibilities

  • Enable a state-of-the-art design analytics platform within the DTECH team.
  • Collaborate with core and SOC groups to improve power, performance, and area.
  • Contribute to tool flows and enable scalable design analysis.

Skills

Python programming
Analytical mindset
Problem solving

Education

MS/PhD in Electrical Engineering or Computer Science
Bachelor's degree in Science or Engineering

Tools

PrimeTime
Tempus
Perforce
Git

Job description

Company

Qualcomm Technologies, Inc.

Job Area

Engineering Group, Engineering Group > ASICS Engineering

General Summary

The DTECH team is part of the Global SOC organization and is responsible for STA methodology and signoff, foundry technology enablement and analysis, design automation and internal and external EDA tools, design analysis and optimization tools and platforms, low power architecture, methodology, and IP, and foundation IP development.

About The Role

As a member of the DTECH Methodology team, you will work closely with core and SOC teams to enable a state‑of‑the‑art design analytics platform. Your work will have a consequential impact on the power, performance, area, and quality of Qualcomm’s products.

Required For This Role
  • M.S/Ph.D. degree in Electrical Engineering or Computer Science with 1‑2 years of relevant experience with ASIC/VLSI design tools and flows
  • Strong programming skills in Python
  • Hands‑on experience with static timing analysis (STA) tools, e.g., PrimeTime and Tempus
  • Problem‑solving and analytical mindset
Preferred Qualifications
  • Critical thinking with good software architecture understanding to develop platforms at scale
  • Familiarity with GenAI models (e.g., LLMs such as GPT, Liama, etc.) and their application in real‑world solutions, such as chatbots, etc.
  • Experience designing and developing agentic AI systems
  • Experience with version control tools like Perforce or Git
  • Experience with place & route tools and a good understanding of the ASIC RTL‑GDSII design flow
Where you will be working

This role requires the candidate to be onsite in San Diego or Santa Clara, CA.

Minimum Qualifications
  • Bachelor's degree in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience.
  • Master's degree in Science, Engineering, or related field and 3+ years of ASIC design, verification, validation, integration, or related work experience.
  • PhD in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.
EEO Employer

Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.

Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e‑mail disability‑accomodations@qualcomm.com or call Qualcomm's toll‑free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

Pay Range And Other Compensation & Benefits

$153,200.00 - $229,800.00

The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales‑incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

SOC Verification and Methodology Engineer - SCL
SOC Verification and Methodology Engineer - SCL

Qualcomm • San Diego (CA)

On-site
USD 99,000 - 148,000
SOC Verification and Methodology Engineer - SCL
SOC Verification and Methodology Engineer - SCL

Socket.dev • San Diego (CA)

On-site
USD 99,000 - 148,000
Annual bonus
RSU grants
ASIC DTCO, Timing and Technology Engineer
ASIC DTCO, Timing and Technology Engineer

Qualcomm • San Diego (CA)

On-site
USD 140,000 - 210,000
Physical Design Engineer
Physical Design Engineer

Qualcomm • Santa Clara (CA)

On-site
USD 107,000 - 161,000
Digital ASIC Design Engineer
Digital ASIC Design Engineer

Qualcomm • San Diego (CA)

On-site
USD 99,000 - 148,000
Bonus program
RSU grants
Benefits package
Digital ASIC Design Engineer
Digital ASIC Design Engineer

Socket.dev • San Diego (CA)

On-site
USD 99,000 - 148,000
Equal opportunity employer
ASIC Design Engineer
ASIC Design Engineer

Socket.dev • San Diego (CA)

On-site
USD 99,000 - 148,000
SOC Verification and Methodology Engineer -Staff
SOC Verification and Methodology Engineer -Staff

Qualcomm • San Diego (CA)

On-site
USD 140,000 - 210,000
ASIC Design Engineer
ASIC Design Engineer

Qualcomm • San Diego (CA)

On-site
USD 99,000 - 148,000
ASICS Design Verification Engineer-Senior
ASICS Design Verification Engineer-Senior

Socket.dev • San Diego (CA)

On-site
USD 116,000 - 173,000