ASIC / FPGA Digital Design Engineer – (Associate or Experienced)

Boeing

Huntington Beach (CA)

On-site

USD 99,000 - 162,000

Full time

5 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Boeing Space, Intelligence & Weapons Systems is seeking ASIC/FPGA Digital Design Engineers (Associate or Experienced) to join Boeing Electronic Products in El Segundo or Huntington Beach, CA. Engineers may work on ASIC, FPGA, or mixed ASIC/FPGA projects with responsibilities spanning requirements capture, RTL design, timing, verification, and integration across aerospace programs.

The role offers growth toward technical leadership within a multidisciplinary team, opportunities across space,

Qualifications

  • Bachelor’s degree in Engineering or related field with 2+ years FPGA/ASIC/SoC design experience.
  • HDL development, simulation, debug, and synthesis experience required.
  • Strong fundamentals in digital design, timing analysis, and CDC concepts.
  • US Citizenship and ability to obtain US Security Clearance.

Responsibilities

  • Support ASIC, FPGA, or mixed ASIC/FPGA developments depending on assignment.
  • Develop HDL/RTL for ASIC, FPGA, and SoC systems.
  • Compile, simulate, debug, and troubleshoot digital designs.
  • Perform timing closure, constraints development, and tool execution.
  • Collaborate with verification teams for simulation, debug, and integration.

Skills

HDL development
Simulation
Debugging
Synthesis
Timing analysis
RTL design
Verification
Collaboration

Education

B.S. in engineering
MS in EE/CS

Job description

ASIC / FPGA Digital Design Engineer – (Associate or Experienced)

Company: Boeing Space, Intelligence & Weapons Systems has an exciting opportunity for multiple ASIC/ FPGA Digital Design Engineers – (Associate or Experienced) to join us as part of our Boeing Electronic Products team at the heart of Boeing’s products to support advanced digital subsystem development in an aerospace environment in El Segundo or Huntington Beach, CA.

Engineers may support ASIC, FPGA, or mixed ASIC/FPGA developments depending on program assignment, technical specialization, and organizational needs. Work may include requirements development and capture, architecture support, HDL development, simulation, synthesis, FPGA implementation, timing analysis, integration, troubleshooting, verification collaboration, and traceability activities depending on role level and assignment scope.

Programs, Products, & Growth Opportunities. Engineers contribute to advanced aerospace and defense programs spanning space, aviation, communications, and autonomous systems. Programs may include next‑generation satellite and space systems, modules supporting NASA missions, Space Launch System (SLS)-related technologies, commercial and military aircraft platforms, autonomous aviation technologies, and emerging digital architectures supporting future aerospace systems. Engineers support a broad portfolio spanning ASICs, SoCs, and FPGAs across multiple concurrent aerospace and defense programs. Collaborations within the broader organization include space and satellite efforts, commercial and military aviation programs, and autonomous aviation initiatives involving organizations such as Millennium Space Systems and Wisk Aero.

Department expertise spans requirements development, architecture activities, RTL design, ASIC development, FPGA implementation, timing analysis, verification collaboration, integration support, and system-level troubleshooting. Engineers have opportunities to broaden across conceptual architecture, requirements development, HDL ownership, FPGA implementation, timing analysis, verification collaboration, subsystem development, and integration activities while deepening selected technical specialties over time. The organization intentionally supports growth from focused contributors toward broader technical ownership, subsystem responsibilities, mentorship, and technical leadership roles as experience develops. Teams are intentionally composed of engineers with complementary strengths spanning architecture, implementation, verification, integration, timing, and troubleshooting. The role is not intended to imply that every engineer must simultaneously be an expert in all disciplines.

Responsibilities
  • Support ASIC, FPGA, or mixed ASIC/FPGA developments depending on assignment
  • Contribute to requirements development, refinement, interface definition, conceptual architecture activities, and traceability efforts appropriate to role level
  • Develop HDL / RTL for ASIC, FPGA, and SoC systems
  • Compile, simulate, debug, and troubleshoot digital designs
  • Perform and/or support synthesis, implementation, constraints development, timing closure, and tool execution activities
  • Collaborate with verification teams to support simulation, debug, coverage, and integration goals
  • Apply timing concepts, CDC fundamentals, and integration considerations
  • Support broader system troubleshooting and integration activities
  • Communicate technical status, risks, dependencies, and tradeoffs proactively
Behavioral Expectations
  • Operate with ownership appropriate to role level
  • Independently manage assigned scope and execution
  • Develop technical breadth while deepening selected expertise
  • Support peer development and technical collaboration
  • Build systems awareness beyond immediate design boundaries
  • Contribute to technical leadership activities appropriate to level Associate, Level 2
  • Independently manage assigned technical scope and execution responsibilities
  • Rapidly develop RTL, simulation, debug, timing, implementation, and integration skills while building broader systems awareness
  • Participate in requirements refinement, traceability, and integration activities appropriate to experience level
  • Experienced, Level 3:
  • Own blocks or functional areas
  • Contribute to requirements development, interface definition, implementation support, and technical closure
  • Support integration and cross-functional troubleshooting activities
  • Lead teams, subsystem efforts, and cross-functional initiatives
Basic Qualifications (Required Skills/Experience)

This position requires the ability to obtain a US Security Clearance for which the US Government requires US Citizenship as a condition of employment. An interim and/or final U.S. Secret Clearance Post-Start is required. Bachelor of Science degree in Engineering (with a focus in Electrical, Mechanical or Aeronautical), Computer Science, Data Science, Mathematics, Physics, Chemistry or non-US equivalent qualifications directly related to the work statement Bachelor’s degree and 2+ years of experience with years FPGA, ASIC, or SoC digital design; or a BS and completed MS degree Experience with HDL development, simulation, debug, and synthesis Strong digital design fundamentals (coursework in digital logic design, computer architecture, ASIC design flow, VLSI Design, etc.) Experience troubleshooting digital systems (debugging RTL design, HDL/architecture)

Preferred Qualifications (Desired Skills/Experience)

Experienced, Level 3: 5+ years of related engineering experience Bachelor’s Degree or Master's Degree in EE, Computer Engineering/Science, or related field Active U.S. Secret Security Clearance Requirements development and traceability experience FPGA implementation including constraints and timing closure Static timing analysis experience Understanding of timing fundamentals and CDC concepts Verification collaboration experience High-speed interfaces, processor integration, memory subsystems, or SoC integration Mentoring or technical leadership exposure Familiarity with industry-standard tools and methodologies

Conflict of Interest: Successful candidate for this job must satisfy the Company’s Conflict of Interest (COI) assessment process.

Typical Education/Experience

Associate, Level 2: Education/experience typically acquired through advanced technical education from an accredited course of study in engineering, computer science, mathematics, physics or chemistry (e.g. Bachelor) and typically 2 or more years' related work experience or an equivalent combination of technical education and experience (e.g. Master). In the USA, ABET accreditation is the preferred, although not required, accreditation standard.

Experienced, Level 3: Education/experience typically acquired through advanced technical education from an accredited course of study in engineering, engineering technology (includes manufacturing engineering technology), computer science, engineering data science, mathematics, physics or chemistry (e.g. Bachelor) and typically 5 or more years' related work experience or an equivalent combination of technical education and experience or non-US equivalent qualifications. In the USA, ABET accreditation is the preferred, although not required, accreditation standard.

Relocation

This position offers relocation based on candidate eligibility. Note: Basic relocation will offered for eligible internal candidates.

Drug Free Workplace

Boeing is a Drug Free Workplace where post offer applicants and employees are subject to testing for marijuana, cocaine, opioids, amphetamines, PCP, and alcohol when criteria is met as outlined in our policies.

Shift Work

This position is for 1st shift.

Total Rewards

At Boeing, we strive to deliver a Total Rewards package that will attract, engage and retain the top talent. Elements of the Total Rewards package include competitive base pay and variable compensation opportunities. The Boeing Company also provides eligible employees with an opportunity to enroll in a variety of benefit programs, generally including health insurance, flexible spending accounts, health savings accounts, retirement savings plans, life and disability insurance programs, and a number of programs that provide for both paid and unpaid time away from work. The specific programs and options available to any given employee may vary depending on eligibility factors such as geographic location, date of hire, and the applicability of collective bargaining agreements. Pay is based upon candidate experience and qualifications, as well as market and business considerations. Summary pay range for Associate, (Level 2): $98,600 - $133,400 Summary pay range for Experienced, (Level 3): $119,850 - $162,150

Language Requirements

Not Applicable

Education

Bachelor's Degree or Equivalent

Visa Sponsorship

Employer will not sponsor applicants for employment visa status.

Contingent Upon Award Program

This position is not contingent upon program award

Shift

Shift 1 (United States of America)

Equal Opportunity Employer

Boeing is an Equal Opportunity Employer

Employment decisions are made without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, physical or mental disability, genetic factors, military/veteran status or other characteristics protected by law.

EEO is the law Boeing EEO Policy Request an Accommodation Applicant Privacy Boeing Participates in E – Verify E-Verify (English) E-Verify (Spanish) Right to Work Statement Right to Work (English) Right to Work (Spanish)

You can do work that enables all of humanity to take flight. Our teammates in more than 65 countries grow their careers across commercial airplanes, space, defense, sustainability and other areas. Here, you can contribute to what matters most in your career, in your community and around the world. Find answers to questions about applying, interviews, benefits, and more on FAQ page Boeing is committed to providing reasonable accommodations/adjustments to applicants with disabilities. Visit our accommodations page for more info.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

ASIC / FPGA Digital Design Engineer – (Lead or Senior)
ASIC / FPGA Digital Design Engineer – (Lead or Senior)

Boeing • El Segundo (CA)

Hybrid
USD 146,000 - 223,000
ASIC / FPGA Digital Design Engineer – (Lead or Senior)
ASIC / FPGA Digital Design Engineer – (Lead or Senior)

Boeing • Huntington Beach (CA)

On-site
USD 146,000 - 223,000
Relocation assistance
On-site role
Associate ASIC and/or FPGA Design and Verification Engineer
Associate ASIC and/or FPGA Design and Verification Engineer

Boeing • El Segundo (CA)

On-site
USD 99,000 - 133,000
Associate ASIC and/or FPGA Design and Verification Engineer
Associate ASIC and/or FPGA Design and Verification Engineer

The Boeing Company • El Segundo (CA)

On-site
USD 99,000 - 133,000
ASIC/FPGA Verification Engineer - (Associate, Experienced, or Lead) - SoCal
ASIC/FPGA Verification Engineer - (Associate, Experienced, or Lead) - SoCal

The Boeing Company • El Segundo (CA)

On-site
USD 85,000 - 117,000
Health insurance
Retirement savings plans
Flexible spending accounts
ASIC / FPGA Design Verification Engineer - (Associate or Experienced)
ASIC / FPGA Design Verification Engineer - (Associate or Experienced)

Boeing • El Segundo (CA)

On-site
USD 99,000 - 162,000
ASIC/FPGA Design and Verification Engineer - (Lead, Senior, or Principal)
ASIC/FPGA Design and Verification Engineer - (Lead, Senior, or Principal)

Boeing • Albuquerque (NM)

On-site
USD 137,000 - 267,000
Relocation assistance
Competitive pay ranges
Mid-Level Verification Engineering Manager (ASIC & FPGA)
Mid-Level Verification Engineering Manager (ASIC & FPGA)

Boeing • Albuquerque (NM)

On-site
USD 170,000 - 230,000
Digital CCA Design (Experienced or Senior)
Digital CCA Design (Experienced or Senior)

boeing • Huntsville (AL)

On-site
USD 112,000 - 194,000
Static Timing Analysis Engineer
Static Timing Analysis Engineer

ApplyMint • Tukwila (WA)

On-site
USD 146,000 - 240,000