ASIC Design Engineer – DSP / Analog / SerDes

Celero Communications, Inc.; Irvine (CA); On-site; USD 150,000 - 250,000; Full time

Job summary

Celero Communications in Irvine, CA is seeking an experienced ASIC Design Engineer to develop high-speed digital ASICs for optical communication systems. You will own RTL development, verification, and integration across DSP, SerDes, and mixed-signal blocks.

The role requires strong Verilog/SystemVerilog skills, deep RTL fundamentals, and hands-on experience with modern ASIC flows and EDA tools, in a fast-paced startup environment.

Qualifications

• Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field.
• 5+ years of digital ASIC design experience with ownership of complex blocks or subsystems.
• Proficiency in Verilog and SystemVerilog.
• Strong RTL design fundamentals and ASIC development methodologies.
• Hands-on experience with ASIC design flows and industry-standard EDA tools.
• Knowledge of DSP, high-speed SerDes, analog/mixed-signal interactions, and optical communications.

Responsibilities

• Design and implement high-performance digital circuits and ASIC blocks using Verilog and SystemVerilog.
• Develop and integrate DSP, digital communication, and high-speed SerDes functionality into complex ASIC designs.
• Collaborate with Analog, SerDes, DSP, Architecture, Verification, Physical Design, and Systems teams to develop mixed-signal ASICs.
• Work on high-speed data paths, signal processing blocks, and interfaces for optical systems.
• Perform synthesis, timing analysis, lint, formal equivalence, CDC, and related signoff activities.
• Optimize designs for performance, power, and area (PPA).
• Conduct RTL simulation and debugging to ensure functionality and performance.

Skills

Verilog/SystemVerilog

DSP

SerDes

RTL design

Synthesis

Timing analysis

Python/Tcl scripting

Cross-functional collaboration

Digital ASIC design

EDA tools

Education

B.S. in Electrical/Computer Engineering or related

Tools

EDA tool flows

Job description

Irvine, CA

Celero Communications is an exciting and fast-growing semiconductor startup developing innovative technologies that power next-generation AI and data center infrastructure. Our products enable high-performance optical connectivity and next-generation optical transceivers and modems.

Celero is seeking a highly skilled and motivated ASIC Design Engineer to join our team and contribute to the development of advanced ASICs for high-speed optical communication systems. The ideal candidate will have strong digital ASIC design expertise combined with hands-on experience in DSP, Analog, and/or SerDes technologies.

What You Will Do

• Design and implement high-performance digital circuits and ASIC blocks using Verilog and SystemVerilog.


• Develop and integrate DSP, digital communication, and high-speed SerDes functionality into complex ASIC designs.


• Work closely with Analog, SerDes, DSP, Architecture, Verification, Physical Design, and Systems teams to develop and integrate mixed-signal ASICs.


• Participate in the design and development of high-speed data paths, signal processing blocks, control logic, and interfaces for optical communication systems.


• Perform synthesis, timing analysis, lint, formal equivalence, Clock Domain Crossing (CDC), and related ASIC implementation and signoff activities.


• Optimize designs for performance, power, and area (PPA).


• Perform RTL simulation and debugging to ensure design functionality and performance.


• Contribute to block-level and top-level integration, verification, and silicon bring-up.


• Participate in architecture and design reviews and provide technical guidance to other engineers.


• Collaborate with cross-functional teams to troubleshoot complex design and system-level issues.


• Develop scripts and automation using Python, Tcl, or similar languages to improve design and verification efficiency.


• Contribute to ASIC development from architecture and RTL through tapeout and silicon validation.

What You Will Bring

• Bachelor’s or higher degree in Electrical Engineering, Computer Engineering, or a related field.


• 5+ years of experience in digital ASIC design, with demonstrated ownership of complex ASIC blocks or subsystems.


• Strong proficiency in Verilog and/or SystemVerilog.


• Strong understanding of digital design principles, RTL design, and ASIC development methodologies.


• Hands-on experience with ASIC design flows and industry-standard EDA tools.


• Strong knowledge of one or more of the following areas:
  
  
  
  • Digital Signal Processing (DSP)
  
  
  • High-speed SerDes
  
  
  • Analog/Mixed-Signal ICs
  
  
  • Digital communications
  
  
  • Optical communications
  
  
  
  


• Experience working with DSP algorithms, data-path architectures, FEC, equalization, modulation/demodulation, or other high-speed communication technologies.


• Understanding of SerDes architectures and high-speed interfaces, including TX/RX datapaths, equalization, clocking, and related mixed-signal interfaces.


• Experience collaborating with Analog and Mixed-Signal design teams and understanding the interaction between digital, analog, and SerDes blocks.


• Experience with synthesis, static timing analysis, Lint, CDC, formal verification, and RTL simulation.


• Familiarity with verification methodologies such as UVM and/or formal verification.


• Knowledge of low-power design techniques and PPA optimization.


• Strong analytical and problem-solving skills.


• Excellent communication and teamwork skills with the ability to work effectively in a fast-paced startup environment.

Preferred Qualifications

• Experience designing ASICs for optical communications, optical transceivers, coherent communications, or high-speed networking.


• Experience with coherent DSP, FEC, modulation schemes, equalization, or high-speed data recovery.


• Experience with SerDes architectures, including TX/RX, CDR, PLLs, CTLE, DFE, ADC/DAC interfaces, or related high-speed mixed-signal circuitry.


• Experience working with advanced semiconductor process technologies.


• Experience taking ASICs from architecture/RTL through synthesis, physical implementation, tapeout, and silicon bring-up.


• Experience with MATLAB, Python, Tcl, or other modeling and automation tools.


• Understanding of optical communication standards and high-speed networking protocols.


• Experience working in a startup or fast-paced semiconductor development environment.

Why Join Celero?

At Celero, you will have the opportunity to work on challenging, high-performance semiconductor technologies at the intersection of AI infrastructure, optical communications, DSP, SerDes, and mixed-signal design. You will work closely with experienced engineers across multiple disciplines and have the opportunity to make significant contributions to products from architecture through silicon.

Annual Base Salary Range for US: $150,000 - $250,000 (The final offer will be determined based on job-related skills, experience, qualifications, and location.)

Voluntary Self-Identification

For government reporting purposes, we ask candidates to respond to the below self-identification survey. Completion of the form is entirely voluntary. Whatever your decision, it will not be considered in the hiringprocess or thereafter. Any information that you do provide will be recorded and maintained in aconfidential file.

As set forth in Celero Communications, Inc.’s Equal Employment Opportunity policy,we do not discriminate on the basis of any protected group status under any applicable law.

If you believe you belong to any of the categories of protected veterans listed below, please indicate by making the appropriate selection. As a government contractor subject to the Vietnam Era Veterans Readjustment Assistance Act (VEVRAA), we request this information in order to measurethe effectiveness of the outreach and positive recruitment efforts we undertake pursuant to VEVRAA. Classification of protected categoriesis as follows:

A \"disabled veteran\" is one of the following: a veteran of the U.S. military, ground, naval or air service who is entitled to compensation (or who but for the receipt of military retired pay would be entitled to compensation) under laws administered by the Secretary of Veterans Affairs; or a person who was discharged or released from active duty because of a service-connected disability.

A \"recently separated veteran\" means any veteran during the three-year period beginning on the date of such veteran's discharge or release from active duty in the U.S. military, ground, naval, or air service.

An “active duty wartime or campaign badge veteran” means a veteran who served on active duty in the U.S. military, ground, naval or air service during a war, or in a campaign or expedition for which a campaign badge has been authorized under the laws administered by the Department of Defense.

An “Armed forces service medal veteran” means a veteran who, while serving on active duty in the U.S. military, ground, naval or air service, participated in a United States military operation for which an Armed Forces service medal was awarded pursuant to Executive Order 12985.

Voluntary Self-Identification of Disability

Form CC-305

Page 1 of 1

OMB Control Number 1250-0005

Expires 07/31/2029

Why are you being asked to complete this form?

We are a federal contractor or subcontractor. The law requires us to provide equal employment opportunity to qualified people with disabilities. We have a goal of having at least 7% of our workers as people with disabilities. The law says we must measure our progress towards this goal. To do this, we must ask applicants and employees if they have a disability or have ever had one. People can become disabled, so we need to ask this question at least every five years.

How do you know if you have a disability?

A disability is a condition that substantially limits one or more of your “major life activities.” If you have or have ever had such a condition, you are a person with a disability. Disabilities include, but are not limited to:

• Alcohol or other substance use disorder (not currently using drugs illegally)


• Autoimmune disorder, for example, lupus, fibromyalgia, rheumatoid arthritis, HIV/AIDS


• Blind or low vision


• Cancer (past or present)


• Cardiovascular or heart disease


• Celiac disease


• Cerebral palsy


• Deaf or serious difficulty hearing


• Diabetes


• Disfigurement, for example, disfigurement caused by burns, wounds, accidents, or congenital disorders


• Epilepsy or other seizure disorder


• Gastrointestinal disorders, for example, Crohn's Disease, irritable bowel syndrome


• Intellectual or developmental disability


• Mental health conditions, for example, depression, bipolar disorder, anxiety disorder, schizophrenia, PTSD


• Missing limbs or partially missing limbs


• Mobility impairment, benefiting from the use of a wheelchair, scooter, walker, leg brace(s) and/or other supports


• Nervous system condition, for example, migraine headaches, Parkinson’s disease, multiple sclerosis (MS)


• Neurodivergence, for example, attention-deficit/hyperactivity disorder (ADHD), autism spectrum disorder, dyslexia, dyspraxia, other learning disabilities


• Partial or complete paralysis (any cause)


• Pulmonary or respiratory conditions, for example, tuberculosis, asthma, emphysema


• Short stature (dwarfism)


• Traumatic brain injury

PUBLIC BURDEN STATEMENT: According to the Paperwork Reduction Act of 1995 no persons are required to respond to a collection of information unless such collection displays a valid OMB control number. This survey should take about 5 minutes to complete.