Application Specific Integrated Circuit (ASIC) Engineer

Air Force Research Laboratory

Dayton (OH)

Hybrid

USD 100,000 - 140,000

Full time

20 hours ago
Be an early applicant
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Benefits offered by this job

Situational telework
Domestic travel 15%

Job summary

Air Force Research Laboratory in Dayton, OH is seeking a mid-level Electrical/Computer Engineer to lead ASIC programs for sensor subsystems. You will work on advanced RF sensors and EW subsystems, collaborating with cross-functional teams across architecture, verification, and software to transition technologies to Air and Space platforms.

The role emphasizes designing complex digital/mixed-signal circuits, performing rigorous verification, and presenting findings to senior leaders.

Qualifications

  • U.S. Citizenship required.
  • Ability to obtain and maintain Top Secret/SCI/SAP clearance.
  • 1+ year of specialized experience at DR-01 or equivalent in RF/digital/mixed-signal design.

Responsibilities

  • Designing and developing digital and mixed-signal circuits for military applications.
  • Optimize designs for performance, power, size and cost.
  • Develop and execute test plans, including simulations and verification.
  • Oversee data collection to support R&D initiatives.
  • Provide technical oversight for Air Force contracts.
  • Collaborate with architects, verification, physical design and software teams.

Skills

RF design
Digital design
Mixed-signal design
Verification
UVM
Python
VHDL/SystemVerilog

Education

Master's degree

Tools

Cadence
Synopsys
Siemens
MATLAB
Python

Job description

Job Overview

OPEN TO CURRENT FEDERAL CIVILIAN EMPLOYEES ONLY. This announcement will be accepting candidate submissions until 11:45 PM EST, 7 October 2026.

AFRL/RFD seeks to hire a mid-level, DR-02 Electrical (0855) or Computer (0854) Engineer in Dayton, OH. The incumbent will serve as a key member of our research team, planning and conducting R&D in advanced sensor subsystems. You will develop next-generation ASIC programs for microelectronic components and advanced electronics packaging. In this role, you will help advance next-generation multifunction RF sensors and Electronic Warfare subsystems supporting critical Air Force air and space capabilities. Your work will directly contribute to state-of-the-art sensor development for both in-house projects and major Air Force acquisition programs.

Position Duties Include But Are Not Limited To
  • Designing and developing specialized integrated digital and mixed-signal circuits targeting advanced silicon fabrication processes for military applications.
  • Analyzing and optimizing designs to balance performance, power consumption, size and cost to meet project goals.
  • Developing and executing test plans to verify the functionality and correctness of designs. This can involve simulations, formal verification, and other methodologies.
  • Overseeing data collection efforts to support research and development initiatives.
  • Providing critical technical oversight for Air Force-sponsored contractual efforts.
  • Participating in the bring-up and validation of the manufactured silicon to identify and debug any issues.
  • Working closely with various teams, including architects, verification engineers, physical design teams, and software engineers, to ensure the successful integration and functionality of domain-specific ASICs.
  • Serving as a subject-matter expert, presenting detailed scientific findings to peers, senior leaders, and external organizations.
  • Developing proposals and interface with OSW stakeholders and DAF program offices to accelerate technology readiness and transitions.
  • Leading Domain-Specific ASIC programs focused on next-generation development of microelectronics for sensor technology that transitions to Air and Space platforms.
  • Representing the Air Force Research Laboratory as a technical authority in your field.
  • Evaluating engineering analyses from academic and industry partners, providing expert scientific judgment.
  • Authoring/co-authoring technical papers reporting on the results of investigations.
Required Qualifications
  • United States Citizenship
  • Ability to obtain and maintain a Top Secret with access to SCI/SAP Clearance
  • To qualify for the DR-02, applicants must have at least one (1) year of specialized experience at the next lower grade, DR-01 or equivalent in other pay systems. Specialized experience includes RF, digital, and mixed signal design experience.
  • The position will be filled using occupational series within the SCIENTIST AND ENGINEERS career field. The applicant must be able to meet the OPM Qualification Standards for the position being filled. Office of Personnel Management Qualification Standards can be found at: https://www.opm.gov/policy-data-oversight/classification-qualifications/general-schedule-qualification-standards/#url=GS-PROF
  • This position is an Acquisition Professional Development Program (APDP) position requiring Level/Tier 2 (Practitioner) Non-Critical certification in Engineering and Technical Management (N); experience is 4 years; the selectee will have 60 months to meet APDP requirements, or a waiver must be obtained.
Desired Qualifications
  • Master's degree from an accredited academic institution
  • Digital Logic Design: A strong understanding of digital design principles, including combinational and sequential logic.
  • Mixed Signal Design: A strong understanding of mixed signal design methods and verification.
  • Familiarity with programming languages, e.g., VHDL, System Verilog, MATLAB, C/C++, Python.
  • Familiarity with ASIC and Mixed Signal Design tools/ design flows such as Cadence, Synopsys, Siemens.
  • Proficient in verification best practices and familiar with the Universal Verification Methodology (UVM) tools.
  • Familiarity with Communications and Electronic Warfare subsystems and Phased Array Sensors and Open Architecture standards.
  • Familiarity with the entire ASIC design flow, from RTL design to tape-out, is necessary.
  • Familiarity with chiplets and ASIC packaging using high density and heterogeneous packaging techniques.
  • Experience with the design, integration, test, and evaluation of sensor subsystem software and hardware.
  • Proficient in digital signal processing and familiarity with digital engineering, digital processor designs and architectures, and artificial intelligence/machine learning approaches and hardware.
  • Knowledge of radio frequency components: antennas, amplifiers, filters, mixers, and analog-to-digital converters.
  • Experience related to research and development of advanced sensor subsystems and concepts.
  • RF, digital, and mixed signal experimental and test and evaluation experience.
  • Must have superior analytical thinking and problem-solving skills.
  • Excellent verbal, oral, and written communication skills for technical and senior leader audiences.
  • Self-motivated, able to work with minimal supervision, and still meet deadlines.
  • Open to collaboration and able to work productively as part of a team.
Telework

Yes, this position is eligible for situational telework; as determined by agency policy.

Eligible for a Referral Bonus?

No

Series

0854 0855

Additional Information
  • This is a drug testing designated position. The incumbent will be subject to random testing.
  • Ability to perform TDY travel approximately 15% time.

Resume may not exceed two pages, and font size should be no smaller than 10pts.

Requisition Number 97471

Posting End Date 10/07/2026

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior General Engineer
Senior General Engineer

Air Force Research Laboratory • Dayton (OH)

On-site
USD 120,000 - 170,000
Situational telework
Travel 5-10% TDY
Project Lead ASIC Engineer
Project Lead ASIC Engineer

Draper Labs • Cambridge (MA)

On-site
USD 95,000 - 245,000
Senior Digital ASIC Design Engineer
Senior Digital ASIC Design Engineer

Draper • Cambridge (MA)

On-site
USD 132,000 - 220,000
Workplace flexibility
Senior Digital ASIC Design Engineer
Senior Digital ASIC Design Engineer

Draper Labs • Cambridge (MA)

On-site
USD 82,000 - 220,000
Workplace flexibility
Employee clubs
Health/finance workshops
+2
Senior Digital ASIC Design Engineer
Senior Digital ASIC Design Engineer

Draper • Boston (MA)

On-site
USD 82,000 - 220,000
Workplace flexibility
Discounts to local museums and culture
Chief, Exploratory Research Section
Chief, Exploratory Research Section

Air Force Research Laboratory • Dayton (OH)

On-site
USD 95,000 - 130,000
Senior Digital ASIC Architect
Senior Digital ASIC Architect

Draper • Cambridge (MA)

On-site
USD 82,000 - 220,000
Flexible work hours
Employee clubs
Discounts to local museums
FPGA VHDL Design Engineer US Citizenship required
FPGA VHDL Design Engineer US Citizenship required

Science Referral Network • Tucson (AZ)

On-site
USD 80,000 - 120,000
Senior Digital ASIC Architect
Senior Digital ASIC Architect

Inuplands • Cambridge (MA)

On-site
USD 82,000 - 220,000
Work-life balance programs
Employee clubs
Cultural activity discounts
Digital ASICFPGA Design Engineer I Onsite
Digital ASICFPGA Design Engineer I Onsite

RTX • McKinney (TX)

On-site
USD 57,000 - 109,000
Relocation Eligible