Analog Mixed Signal/Power Management Design Engineer (Sr up to Staff)

Qualcomm

San Diego (CA)

Sur place

USD 122 000 - 183 000

Plein temps

Il y a 8 jours

Obtenez une réponse de cet employeur

Votre CV et votre lettre de motivation, adaptés exactement à ce que l’employeur recherche.

Passez les filtres ATS

Résumé du poste

Qualcomm Technologies, Inc. is seeking an experienced engineer to define, design, verify, and document CMOS analog/mixed-signal blocks such as data converters, PLLs, and regulators.

You will determine architecture, drive simulations, and oversee layout and silicon evaluation, using Cadence ADE, MATLAB and related tools. The role emphasizes collaboration with layout teams, detailed design reviews, and contributing to new initiatives in analog design automation.

Qualifications

  • Bachelor's Degree in Electrical Engineering with 2+ years of analog or mixed-signal IC design experience.
  • Master's degree in Electrical Engineering with 2+ years of ASIC design/verification experience OR PhD in Electrical Engineering.
  • 2+ years using Cadence, SPICE, MATLAB, Verilog/VHDL or similar design tools.

Responsabilités

  • Define and oversee IP/block design, verification, and documentation.
  • Coordinate with layout teams for block-level layout and silicon evaluation.
  • Define verification plans and run simulations to meet power, performance, and functionality targets.
  • Analyze bench/ATE test results and drive issue resolution with debugging and reviews.
  • Prepare clear technical docs and design descriptions for projects.

Formation

Bachelor's Degree in Electrical Engineering
Master's degree in Electrical Engineering
PhD in Electrical Engineering

Outils

Cadence
SPICE
MATLAB
Verilog/VHDL

Description du poste

Company:

Qualcomm Technologies, Inc.

Job Area:

Engineering Group, Engineering Group > Analog Mixed Signal Design

General Summary:

Oversees definition, design, verification, and documentation for development of a variety of CMOS mixed analog/digital blocks such as: data converters, PLLs, analog/digital filters, low drop out linear voltage regulators, Buck/Boost switching regulators, charge pumps, precision references, sensor signal acquisition circuit, audio amplifiers. Determines architecture design and circuit specifications based on system level requirements. Is actively involved in all aspects of the design from system definition/simulation to circuit design and simulation. Heavy involvement in overseeing layout and silicon evaluation is also expected. Uses design tools such as Cadence ADE, MathWorks MATLAB and others. Provides technical expertise for new initiatives (e.g. analog design automation).

Preferred Qualifications:
  • PhD in Electrical Engineering or related field.
  • Experience in analog/mixed-signal integrated CMOS circuit design for a specific area (e.g., VCO, PLL, and DLL design, Audio CODEC and Class D Audio amplifier design, data converters, high dynamic range linear amplifiers, high output power Buck/Boost switching regulators, charge pumps).
  • 1+ year of work experience in a role requiring interaction with senior leadership (e.g., Director and above).
Principal Duties and Responsibilities:
  • Uses advanced tools or databases to build and improve on architecture and circuit designs for multiple blocks; contributes to design reviews and provides feedback to others.
  • Works with layout teams to oversee block-level layout of multiple blocks.
  • Defines verification plan for portion of IP or chip and runs complex simulations and analyses (e.g., power, performance) on designs; documents and utilizes results to improve and verify designs and achieve power, performance, and functionality targets.
  • Designs, programs, and runs complex tests and reviews test results of bench/ATE data; ensures bugs and other issues are identified and appropriately analyzed.
  • Consults with internal or external users and third-party vendors to guide implementation and ensure alignment with their needs and goals.
  • Builds deep understanding of one's domain and understands several other domains to anticipate how all components will integrate in the broader framework.
  • Writes clear and detailed technical documentation and design descriptions for complex projects to guide users and/or customers.
  • Contributes to conversations to generate new ideas for new initiatives; provides recommendations for new directions to explore.
Level of Responsibility:
  • Working independently with little supervision.
  • Providing some supervision/guidance to others.
  • Making decisions that are moderate in impact; errors may have relatively minor financial impact or effect on projects, operations, or customer relationships; errors may require involvement beyond immediate work group to correct.
  • Using verbal and written communication skills to convey information that may be somewhat complex to others who may have limited knowledge of the subject in question; may require basic negotiation and influence, cooperation, tact, and diplomacy, etc.
  • Completing tasks that do not have defined steps; simultaneous use of multiple mental abilities is generally required to determine the best approach; mistakes may result in significant rework.
  • Exercising creativity to draft original documents, imagery, or work products within established guidelines.
  • Using deductive and inductive problem solving; multiple approaches may be taken/necessary to solve the problem; often information is missing or incomplete; intermediate data analysis/interpretation skills may be required.
Minimum Qualifications:
  • Bachelor's Degree in Electrical Engineering with 2+ years of experience with analog or mixed-signal integrated circuit design in nanometer planar CMOS or FinFET and 2+ years of ASIC design, verification, or related work experience. OR Master's degree in Electrical Engineering or related field and 2+ years of ASIC design, verification, or related work experience. OR PhD in Electrical Engineering or related field.
  • 2+ years of experience using one or more design tools (e.g., CADENCE, SPICE, MATLAB, and/or Verilog/VHDL).

Qualcomm is an equal opportunity employer.

If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process.

You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here.

Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process.

Qualcomm is also committed to making our workplace accessible for individuals with disabilities.

EEO Employer: Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

Pay range and Other Compensation & Benefits:

$121,800.00 - $182,600.00

The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play. Your recruiter will be happy to discuss all that Qualcomm has to offer – and you can review more details about our US benefits at this link.

Obtenez votre examen gratuit et confidentiel de votre CV.

ou faites glisser et déposez votre fichier ici.

Similar jobs

Postes similaires à comparer

High-Speed Analog & Mixed-Signal PHY Design Engineer
High-Speed Analog & Mixed-Signal PHY Design Engineer

Qualcomm • San Diego (CA)

Sur place
USD 122 000 - 183 000
Staff Engineer - Power Management IC Design
Staff Engineer - Power Management IC Design

Qualcomm • Santa Clara (CA)

Sur place
USD 153 000 - 230 000
Always On Subsystem Power Management Firmware Engineer to Always On Subsystem Power Management Firmware Engineer
Always On Subsystem Power Management Firmware Engineer to Always On Subsystem Power Management Firmware Engineer

Qualcomm • San Diego (CA)

Sur place
USD 126 000 - 230 000
Staff Engineer - Power Management IC Design Santa Clara, California, United States of America PMIC Design Posted a day ago
Staff Engineer - Power Management IC Design Santa Clara, California, United States of America PMIC Design Posted a day ago

QUALCOMM, Inc. • Santa Clara (CA)

Sur place
USD 153 000 - 230 000
DFT-Staff Engineer
DFT-Staff Engineer

QUALCOMM, Inc. • Austin (TX)

Sur place
USD 146 000 - 218 000
SoC Power Design Engineer
SoC Power Design Engineer

QUALCOMM, Inc. • San Diego (CA)

Sur place
USD 122 000 - 183 000
PMIC Design Engineer, Staff
PMIC Design Engineer, Staff

QUALCOMM, Inc. • Tempe (AZ)

Sur place
USD 131 000 - 197 000
HW SOC/ASIC Physical Design Engineer, Senior/Staff (US Citizenship Required)
HW SOC/ASIC Physical Design Engineer, Senior/Staff (US Citizenship Required)

Qualcomm • San Diego (CA)

Sur place
USD 122 000 - 183 000
Sr/Staff RFIC Design Engineer
Sr/Staff RFIC Design Engineer

Qualcomm • San Diego (CA)

Sur place
USD 121 000 - 201 000
Sr Staff, Product and Test Engineer
Sr Staff, Product and Test Engineer

Qualcomm • San Diego (CA)

Sur place
USD 170 000 - 255 000