3rd Party IP Engineering Program Manager

Apple Inc.; Austin (TX); On-site; USD 120,000 - 180,000; Full time

Job summary

Apple Inc. in Austin seeks a 3rd Party IP Engineering Program Manager to orchestrate external IP integration for ASIC/SOC designs, guiding schedules and risk management across hardware teams and vendors.

You will coordinate milestones, manage multiple IPs, and drive issue resolution from concept through silicon validation, leveraging Python/Perl and tools like Confluence and JIRA. The role requires a BS in engineering and 10+ years in analog/digital circuit design or IP integration, plus strong

Qualifications

• BS in engineering or equivalent with 10+ years in Analog/Digital Circuit Design or IP integration in ASIC/SOC/VLSI.
• Strong knowledge of IP development processes, tools/flows and silicon validation.

Responsibilities

• Coordinate high-level milestones for IP development and integration with silicon teams.
• Multi-task and manage multiple IPs across projects.
• Drive resolution of technical and post-silicon issues between teams and IP providers.
• Plan and track silicon validation schedule, testplan reviews, and signoffs.
• Coordinate weekly vendor/IP consumer meetings to resolve issues.
• Prepare status presentations for executive reviews.

Skills

Analog design

Digital design

IP integration

Python

Perl

Executive communication

Education

BS in engineering

Tools

Confluence

JIRA

Job description

3rd Party IP Engineering Program Manager

Join Apple's Hardware Technologies organization and be a pivotal force in developing the custom silicon that powers our industry-leading products. As a Third-Party IP Engineering Program Manager, you'll orchestrate the integration of external custom IPs that are essential to our groundbreaking chip designs. This role offers a unique opportunity to collaborate with world-class engineering teams and industry partners, directly influencing the performance and capabilities of future Apple devices. If you excel at managing complex technical relationships, thrive in a fast-paced environment, and are passionate about cutting-edge silicon technology, Apple is where your talents will make a meaningful difference in products used by millions worldwide.

Description

As a 3rd Party IP Program Manager within the Hardware Technology Engineering organization, you will be responsible for ensuring that 3rd party IPs meet the technical, quality and schedule requirements for Apple products. This role will focus on cross-functional communication working directly with Apple engineering teams, operations, legal, and 3rd party vendors to coordinate releases and drive, track and resolve issues associated with 3rd party IP development, design integration and silicon validation of the IP. Strong technical background in analog and/or digital custom IP development and experience with silicon validation of these IPs will allow you to succeed in this role. You'll identify and drive resolution of technical issues by bringing together the right experts and facilitating data-driven decision making. Your ability to manage complex dependencies, track progress, and communicate effectively with stakeholders will be critical.

Responsibilities

• Work closely with silicon engineering teams to coordinate high-level milestones for IP development and integration
• Ability to multi-task and manage IPs across several projects simultaneously
• Drive resolution of technical and post-silicon issues between cross-functional teams and external IP providers
• Planning and tracking silicon validation schedule, testplan reviews and spec signoff with cross-functional teams
• Coordinate weekly meetings with vendors and IP consumers to resolve technical/schedule issues
• Assemble regular project status presentations for cross-functional executive reviews
• Focused issue reporting, bug tracking and communication of program risks and status
• Identify risks, develop mitigation strategies, and facilitate conflict resolution

Minimum Qualifications

• BS in engineering field and 10 + years of experience in Analog/Digital Circuit Design or working with Analog and/or Digital IP integration in ASIC/SOC/VLSI Designs or similar experience
• Strong knowledge of the IP development process, tools/flows and methodologies, silicon validation of the IP and the life cycle in a SOC

Preferred Qualifications

• Advanced skills in Technical Program or Project Management, or Functional Management experience
• Strong team player and creative thinker who can lead technical teams, cross-functional groups, and vendors to meet aggressive development schedules
• Experience working with IP vendors or IP providers
• Great leadership and communication skills (Executive communication)
• Experience working in a dynamic engineering environment, strong at multi-tasking, conflict resolution and real-time crisis management
• Post Silicon Debug skills
• Driven, motivated and comfortable with fast paced schedule driven environment
• Ready to participate in technical discussions, ask probing questions, and work with the team to pull together scoping, schedules, and solutions to issues.
• Driven to continuously improve processes, methodologies and tools
• Programming language experience (Python, Perl)
• Familiarity with project management tools (Confluence, JIRA)

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant

At Apple, we believe accessibility is a fundamental human right. You'll find that idea reflected in everything here - in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.
Learn about accessibility in Apples workplace
Learn about reasonable accommodations for job applicants

Apple accepts applications to this posting on an ongoing basis.