Staff/Snr Staff Physical Design Engineer

ADVANCED MICRO DEVICES (SINGAPORE) PTE LTD; Singapore; On-site; SGD 60,000 - 100,000; Full time

Job summary

A leading semiconductor company in Singapore is looking for a Physical Design Engineer to take designs from RTL to GDS. The ideal candidate will have a strong background in digital circuit techniques and be proficient in Python or Perl. This role involves working on high-speed multi-gigabit design and supporting methodology establishment. Strong communication and multi-tasking skills are essential for success in this position.

Qualifications

• Strong communication skills required.
• Experience with high-speed multi-gigabit SerDes PHY designs.
• Proficiency in scripting for automation is important.

Responsibilities

• Work on high-speed multi-gigabit SerDes PHY designs.
• Automated synthesis and timing driven place and route.
• Support floor planning and establish design methodology.

Skills

Proficiency in Python and/or Perl

Strong communication skills

Ability to multi-task across projects

Strong background in digital circuit techniques

Education

Bachelor's or Master’s degree in Electrical Engineering or related

Tools

Tools for logic synthesis

Tools for timing analysis

Job description

Overview

WHAT YOU DO AT AMD CHANGES EVERYTHING

We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives.

Together, we advance your career

THE ROLE:

This is a Physical Design Engineering role that will require to take the design from RTL to GDS with synthesis, Place n Route, timing, and Physical Verification

THE PERSON:

Strong communication skills, ability to multi-task across projects, and work with geographically spread-out teams

The Role

This is a Physical Design Engineering role that will require to take the design from RTL to GDS with synthesis, Place n Route, timing, and Physical Verification

The Person

Strong communication skills, ability to multi-task across projects, and work with geographically spread-out teams

Key Responsibilities

This Engineer will work on high-speed multi-gigabit SerDes PHY designs. This includes automated synthesis and timing driven place and route of RTL blocks for high speed Datapath and control logic applications, automated design flows for clock tree synthesis, clock and power gating techniques, buffer/repeater insertion, scan stitching, design optimization for improved timing/power/area, and design cycle time reduction. You will also support floor planning, establishing design methodology, IP integration, checks for logic equivalence, physical/timing/electrical quality, and final signoff for large IP delivery.

Preferred Experience

• Proficiency in Python and/or Perl is required. Additional languages are a plus.
• Versatility with scripts to automate design flow, and quality checks.
• Experience in automated synthesis and timing driven place and route of RTL blocks (Verilog experience preferred) for high speed Datapath and control logic applications.
• Experience in automated design flows for clock tree synthesis, clock and power gating techniques, buffer/repeater insertion, scan stitching, design optimization for improved timing/power/area, and design cycle time reduction.
• Strong background in digital circuit techniques, efficient and robust implementation topologies for logic functions, logic optimization, and transistor level circuit topologies for high speed, low power applications.
• Experience in floor planning, establishing design methodology, IP integration, checks for logic equivalence, physical/timing/electrical quality, and final signoff for large IP delivery.
• Strong experience with tools for logic synthesis, place and route, timing analysis, and design checks for physical and electrical quality, familiarity with tools for schematics, layout, and circuit/logic simulation.

Academic Credentials

• Bachelor\'s or Master’s degree in Electrical Engineering, Computer Science or related, with high-speed multi-gigabit SerDes PHY designs or other high-performance IP designs.